aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/examples/remap_xilinx.v
diff options
context:
space:
mode:
authorgatecat <gatecat@ds0.me>2021-04-30 14:53:30 +0100
committerGitHub <noreply@github.com>2021-04-30 14:53:30 +0100
commit3dd89863220d92bddaf21acae78ab16179dae6eb (patch)
treecf65fe8f8ee3538beb9a14008f69ce5f4db40b9a /fpga_interchange/examples/remap_xilinx.v
parent0461cc8c3ac93bc525d35a15528c4711f244b9c6 (diff)
parent49caad0b7b22f44039cdaaefa352fd6fea2ecf30 (diff)
downloadnextpnr-3dd89863220d92bddaf21acae78ab16179dae6eb.tar.gz
nextpnr-3dd89863220d92bddaf21acae78ab16179dae6eb.tar.bz2
nextpnr-3dd89863220d92bddaf21acae78ab16179dae6eb.zip
Merge pull request #664 from YosysHQ/gatecat/nexus-counter
interchange/nexus: Add counter example
Diffstat (limited to 'fpga_interchange/examples/remap_xilinx.v')
-rw-r--r--fpga_interchange/examples/remap_xilinx.v11
1 files changed, 11 insertions, 0 deletions
diff --git a/fpga_interchange/examples/remap_xilinx.v b/fpga_interchange/examples/remap_xilinx.v
new file mode 100644
index 00000000..6dfc0b4a
--- /dev/null
+++ b/fpga_interchange/examples/remap_xilinx.v
@@ -0,0 +1,11 @@
+module INV(input I, output O);
+
+LUT1 #(.INIT(2'b01)) _TECHMAP_REPLACE_ (.I0(I), .O(O));
+
+endmodule
+
+module BUF(input I, output O);
+
+LUT1 #(.INIT(2'b10)) _TECHMAP_REPLACE_ (.I0(I), .O(O));
+
+endmodule