aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/arch.h
diff options
context:
space:
mode:
authorDavid Shah <davey1576@gmail.com>2018-07-30 16:59:30 +0200
committerDavid Shah <davey1576@gmail.com>2018-07-30 16:59:30 +0200
commitb09183db3bf5b08c1a1151e044f9df5f6dc445d8 (patch)
tree811784ef879ba5fa31616c8b29e6e84a9885f106 /ice40/arch.h
parent66a5b99f02b41c415911a7f2e045d167699cd82f (diff)
downloadnextpnr-b09183db3bf5b08c1a1151e044f9df5f6dc445d8.tar.gz
nextpnr-b09183db3bf5b08c1a1151e044f9df5f6dc445d8.tar.bz2
nextpnr-b09183db3bf5b08c1a1151e044f9df5f6dc445d8.zip
Use DelayInfo for cell timing instead of delay_t
Signed-off-by: David Shah <davey1576@gmail.com>
Diffstat (limited to 'ice40/arch.h')
-rw-r--r--ice40/arch.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/ice40/arch.h b/ice40/arch.h
index 0243e978..8c6a3d93 100644
--- a/ice40/arch.h
+++ b/ice40/arch.h
@@ -722,7 +722,7 @@ struct Arch : BaseCtx
// Get the delay through a cell from one port to another, returning false
// if no path exists
- bool getCellDelay(const CellInfo *cell, IdString fromPort, IdString toPort, delay_t &delay) const;
+ bool getCellDelay(const CellInfo *cell, IdString fromPort, IdString toPort, DelayInfo &delay) const;
// Get the associated clock to a port, or empty if the port is combinational
IdString getPortClock(const CellInfo *cell, IdString port) const;
// Return true if a port is a clock