aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| * | ice40: Add GlobalNetowkrInfo in the chip databaseSylvain Munaut2018-11-192-37/+63
| | | | | | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * | ice40: Fix BEL validity check for PLL vs SB_IOSylvain Munaut2018-11-191-21/+20
| | | | | | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * | ice40: Improve the is_sb_pll40_XXX predicates collectionSylvain Munaut2018-11-191-1/+13
| | | | | | | | | | | | | | | | | | | | | | | | | | | - Add a test for dual output PLL variant - Make them handle the packet version of the cell This will become useful for various tests during PLL rework Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * | ice40: Fix PLLTYPE for SB_PLL40_2F_PADSylvain Munaut2018-11-191-1/+1
| | | | | | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * | ice40/pll: Add proper support for PLLOUT_SELECT_xxx attributesSylvain Munaut2018-11-191-0/+18
| | | | | | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * | ice40: Make PLL default FEEDBACK_MODE to SIMPLESylvain Munaut2018-11-191-1/+1
| | | | | | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * | ice40: Minor fix in predicate checking for logic portSylvain Munaut2018-11-191-2/+3
| | | | | | | | | | | | | | | | | | | | | - is_sb_pll40 covers all the PLL types - Use helper to test for gbuf Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * | ice40/pack: Stop looking for BEL when we have one during PLL placementSylvain Munaut2018-11-191-0/+1
| | | | | | | | | | | | | | | | | | | | | Ideally we should first process all the PLL that are constrained somehow (either explicitely or because they are PAD) and then free place the rest. Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * | ice40/pack: Allow PLL to be constrained via 'BEL' attributesSylvain Munaut2018-11-191-0/+10
| | | | | | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * | ice40/pack: Make sure we don't use a LOCKED bel when placing PLLSylvain Munaut2018-11-191-0/+2
| | | | | | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * | ice40/arch: Add helper to check if a BEL is LOCKED or notSylvain Munaut2018-11-192-0/+21
| | | | | | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * | ice40/chipdb: Fix LOCKED keyword support to include all packagesSylvain Munaut2018-11-191-1/+2
| | | | | | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * | ice40/bitstream: Handle IoCtrl.IE_ polarity when configuring unused SB_IOSylvain Munaut2018-11-191-2/+7
| | | | | | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* | | Merge pull request #130 from smunaut/issue_127David Shah2018-11-202-8/+21
|\ \ \ | | | | | | | | common/placer1: In random pick, only use grid if there is more than 64 BELs
| * | | common/placer1: In random pick, only use grid if there is more than 64 BELsSylvain Munaut2018-11-192-8/+21
| |/ / | | | | | | | | | | | | | | | | | | | | | | | | | | | If you have a large grid and very few BELs of a given type, picking a random grid location yields very little odds of finding a BEL of that type. So for those, just put all of them at (0,0) and do a true random pick. Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* | | Merge pull request #132 from maikmerten/masterDavid Shah2018-11-201-0/+10
|\ \ \ | |/ / |/| | add "randomize-seed" command-line option
| * | add "randomize-seed" command-line optionMaik Merten2018-11-191-0/+10
|/ /
* | Merge pull request #124 from smunaut/ice40_warn_sbio_misuseDavid Shah2018-11-161-0/+5
|\ \ | | | | | | ice40: Add warning if an instanciated SB_IO has its PACKAGE_PIN used elsewhere
| * | ice40: Add warning if an instanciated SB_IO has its PACKAGE_PIN used elsewhereSylvain Munaut2018-11-161-0/+5
|/ / | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* | Merge pull request #123 from smunaut/ice40_fix_line_endingsDavid Shah2018-11-161-1043/+1043
|\ \ | |/ |/| ice40/bitstream: Convert to UNIX line endings
| * ice40/bitstream: Convert to UNIX line endingsSylvain Munaut2018-11-161-1043/+1043
|/ | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* clangformatDavid Shah2018-11-1613-296/+463
| | | | Signed-off-by: David Shah <dave@ds0.me>
* ice40: Remove unnecessary RAM assertionDavid Shah2018-11-161-1/+0
| | | | | | Fixes #121 Signed-off-by: David Shah <dave@ds0.me>
* Merge pull request #119 from cr1901/win-fixDavid Shah2018-11-164-2/+6
|\ | | | | nextpnr-ecp5 Windows Fixes
| * Use native PATH environment-variable separator on Windows for PYTHONPATH. ↵William D. Jones2018-11-031-0/+4
| | | | | | | | | | | | Fixes 'Bad address' error in cmake. Signed-off-by: William D. Jones <thor0505@comcast.net>
| * Rename io.{h,cc} to pio.{h,cc} to avoid naming conflict with ↵William D. Jones2018-11-033-2/+2
| | | | | | | | | | | | Windows-provided io.h. Signed-off-by: William D. Jones <thor0505@comcast.net>
* | Merge pull request #118 from daveshah1/dcuDavid Shah2018-11-169-39/+935
|\ \ | | | | | | Adding ECP5 DCU support
| * | ecp5: Better use of BoostDavid Shah2018-11-161-3/+3
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Regression fix & formatDavid Shah2018-11-152-4/+14
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Support LOC attribute on DCUsDavid Shah2018-11-151-1/+25
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Add DCU availability checkDavid Shah2018-11-151-0/+2
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Add timing info for SERDESDavid Shah2018-11-151-1/+26
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: DCU clocking fixesDavid Shah2018-11-151-2/+8
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: EXTREFB fixesDavid Shah2018-11-152-1/+5
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: clangformatDavid Shah2018-11-152-18/+23
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Trim IO connected to top level portsDavid Shah2018-11-151-15/+73
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Adding ancillary DCU belsDavid Shah2018-11-154-1/+57
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: remove debug and clangformatDavid Shah2018-11-153-10/+13
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | dcu: Fix bitstream param handlingDavid Shah2018-11-151-0/+1
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Prefer DCCs with dedicated routing when placing DCCsDavid Shah2018-11-151-0/+43
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Working on DCUDavid Shah2018-11-153-5/+63
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: DCU bitstream gen handlingDavid Shah2018-11-152-0/+299
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Groundwork for DCU supportDavid Shah2018-11-153-16/+318
|/ / | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | Merge pull request #103 from YosysHQ/timingapiDavid Shah2018-11-1518-180/+881
|\ \ | | | | | | Timing constraints API, multiple clock domains
| * | docs: Add documentation on constraints supportDavid Shah2018-11-151-0/+37
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | Improve message spacingEddie Hung2018-11-142-3/+8
| | |
| * | Merge remote-tracking branch 'origin/master' into timingapiEddie Hung2018-11-144-27/+48
| |\ \ | |/ / |/| |
* | | Merge pull request #114 from YosysHQ/fix_legaliseEddie Hung2018-11-143-26/+30
|\ \ \ | | | | | | | | Fix legalise
| * | | [placer1] Only perform slack redist if legalisedEddie Hung2018-11-131-4/+4
| | | |
| * | | [placer1] Only increase temperature if legaliser moved somethingEddie Hung2018-11-132-19/+23
| | | |
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-19 07:00:53 +0000