aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Removed erroneous BEL assignment in JSON parserZipCPU2018-06-062-7/+12
|
* Removed the log_ dependencies from json-parserZipCPU2018-06-053-47/+12
|
* Added some logging functions, borrowed from YosysZipCPU2018-06-052-0/+351
|
* Initial JSON parserZipCPU2018-06-054-12/+549
|
* Add 'styles' to GraphicElementDavid Shah2018-06-041-0/+14
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Add iCE40 blockram belsClifford Wolf2018-06-043-0/+285
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Replace GuiLine with GraphicElementClifford Wolf2018-06-043-16/+21
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add iCE40 SB_IO belsClifford Wolf2018-06-033-26/+106
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Update clangformat make target and configClifford Wolf2018-06-032-12/+11
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add "clangformat" make target and .clang-format (for now with std LLVM style)Clifford Wolf2018-06-032-0/+101
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add ice40 ICESTORM_LC belsClifford Wolf2018-06-023-12/+157
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Remove now obsolete ice40/makefile.incClifford Wolf2018-06-021-17/+0
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Fix race condition and optimise the buildDavid Shah2018-06-022-2/+7
|
* Update README with CMake instructionsDavid Shah2018-06-021-1/+23
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Improve documentation in CMakeLists.txtDavid Shah2018-06-021-3/+12
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Python bindings working on both architecturesDavid Shah2018-06-025-78/+90
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Simple Python test workingDavid Shah2018-06-024-2/+65
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Add architecture specific Python defsDavid Shah2018-06-023-1/+46
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Adding generic Python range and iterator bindingsDavid Shah2018-06-021-3/+83
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Creating an empty Python moduleDavid Shah2018-06-022-3/+18
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Add a CMake based build systemDavid Shah2018-06-025-35/+85
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Add new fileClifford Wolf2018-06-021-0/+12
|
* Use singular in type names (BelRange, WireIterator)Clifford Wolf2018-06-021-18/+18
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add iCE40 blinky exampleClifford Wolf2018-05-313-0/+152
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add DelayInfo structClifford Wolf2018-05-293-4/+20
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Progress in chip.h APIClifford Wolf2018-05-263-36/+187
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Progress in ice40 chipdbClifford Wolf2018-05-264-52/+131
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Start work on iCE40 chipdbClifford Wolf2018-05-268-9/+438
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Add MakefileClifford Wolf2018-05-267-4/+94
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Directory structureClifford Wolf2018-05-264-77/+120
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Database API refactoringClifford Wolf2018-05-263-46/+117
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Create compile-able demo that doesn't do anythingClifford Wolf2018-05-234-14/+71
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Minor API draft editsClifford Wolf2018-05-231-8/+17
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Import apidraft.hClifford Wolf2018-05-231-0/+134
Signed-off-by: Clifford Wolf <clifford@clifford.at>
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-12 18:25:34 +0000