| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | | Fix for zero length case | Miodrag Milanovic | 2018-07-25 | 1 | -0/+2 | |
| | * | | Make thread check portable | Miodrag Milanovic | 2018-07-25 | 1 | -4/+4 | |
| | * | | Fix bba to compile on windows (no unistd there) | Miodrag Milanovic | 2018-07-25 | 2 | -43/+55 | |
| | * | | Use bbasm to create iCE40 chipdb | Clifford Wolf | 2018-07-24 | 3 | -289/+236 | |
| | * | | Add bba parser | Clifford Wolf | 2018-07-24 | 1 | -8/+134 | |
| * | | | Merge branch 'q3k/pll-pads' into 'master' | David Shah | 2018-07-25 | 4 | -13/+96 | |
| |\ \ \ | ||||||
| | * | | | ice40: after review | Sergiusz Bazanski | 2018-07-25 | 2 | -3/+3 | |
| | * | | | ice40: check PLL PACKAGEPIN drives only PLL, cosmetics | Sergiusz Bazanski | 2018-07-25 | 1 | -4/+7 | |
| | * | | | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into q3k/pll-pads | Sergiusz Bazanski | 2018-07-25 | 6 | -15/+212 | |
| | |\ \ \ | |/ / / |/| | | | ||||||
| * | | | | Add a simple 8x benchmark script | David Shah | 2018-07-25 | 1 | -0/+43 | |
| | |_|/ |/| | | ||||||
| * | | | ecp5: Bitsream gen tuning | David Shah | 2018-07-24 | 1 | -11/+16 | |
| * | | | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr | David Shah | 2018-07-24 | 3 | -4/+135 | |
| |\ \ \ | ||||||
| | * | | | Disable pips for now on ECP5 just to be able to work on other parts | Miodrag Milanovic | 2018-07-24 | 1 | -0/+2 | |
| | * | | | Fixed pybiding so generic can work and ecp5 expose all needed | Miodrag Milanovic | 2018-07-24 | 2 | -4/+133 | |
| * | | | | ecp5: Working on LVDS inputs for Versa support | David Shah | 2018-07-24 | 1 | -0/+8 | |
| |/ / / | ||||||
| * | | | Merge branch 'placeconstr2' | Clifford Wolf | 2018-07-24 | 1 | -0/+10 | |
| |\ \ \ | |_|/ |/| | | ||||||
| | * | | Typo fix | Clifford Wolf | 2018-07-24 | 1 | -1/+1 | |
| | * | | Add CellInfo data for placement constraints | Clifford Wolf | 2018-07-24 | 1 | -0/+10 | |
| | | * | clang-format | Sergiusz Bazanski | 2018-07-25 | 1 | -7/+7 | |
| | | * | ice40: support PLL40_*_PAD, fix pass-through LUT for LOCK | Sergiusz Bazanski | 2018-07-25 | 4 | -8/+88 | |
| | |/ |/| | ||||||
| * | | Merge branch 'q3k/pll' into 'master' | Serge Bazanski | 2018-07-24 | 9 | -14/+375 | |
| |\ \ | ||||||
| | * | | ice40: after review | Sergiusz Bazanski | 2018-07-24 | 1 | -1/+0 | |
| | * | | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into q3k/pll | Sergiusz Bazanski | 2018-07-24 | 26 | -173/+196 | |
| | |\ \ | |/ / |/| | | ||||||
| * | | | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr | David Shah | 2018-07-24 | 2 | -5/+30 | |
| |\ \ \ | ||||||
| | * | | | Add missing implementations of generic Arch methods | Clifford Wolf | 2018-07-24 | 2 | -5/+30 | |
| * | | | | ecp5: Architecture testing and fixing | David Shah | 2018-07-24 | 2 | -1/+11 | |
| |/ / / | ||||||
| * | | | Remove implementations of deprecated APIs | David Shah | 2018-07-24 | 8 | -77/+9 | |
| * | | | ice40: Remove use of deprecated APIs | David Shah | 2018-07-24 | 3 | -10/+10 | |
| * | | | common: Remove use of deprecated APIs | David Shah | 2018-07-24 | 3 | -29/+24 | |
| * | | | Remove uphill/downhill bel pins from ice40 db | Clifford Wolf | 2018-07-24 | 2 | -34/+0 | |
| * | | | Add bbasm target, use as passthru in iCE40 builder | David Shah | 2018-07-24 | 4 | -5/+32 | |
| * | | | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr | David Shah | 2018-07-24 | 4 | -4/+20 | |
| |\ \ \ | | |/ | |/| | ||||||
| | * | | Add dummy bba main | Clifford Wolf | 2018-07-24 | 1 | -0/+15 | |
| | * | | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr | Clifford Wolf | 2018-07-24 | 1 | -2/+25 | |
| | |\ \ | ||||||
| | * | | | Change G_FRAME color to be significantly darker than G_ACTIVE | Clifford Wolf | 2018-07-24 | 1 | -1/+1 | |
| | * | | | Add G_ARROW (for now same look as G_LINE) | Clifford Wolf | 2018-07-24 | 3 | -3/+4 | |
| * | | | | ecp5: Support for differential IO | David Shah | 2018-07-24 | 1 | -1/+15 | |
| | |/ / |/| | | ||||||
| * | | | ecp5: Set BANKREF to correct VccIO | David Shah | 2018-07-24 | 1 | -2/+25 | |
| |/ / | ||||||
| * | | timing: Model clock to Q times | David Shah | 2018-07-24 | 2 | -0/+18 | |
| * | | ice40: Trim BRAM constant inputs, reduces routing congestion around BRAM | David Shah | 2018-07-24 | 1 | -0/+3 | |
| * | | ice40: Fix SPRAM and other primitives in corners other than (0, 0) | David Shah | 2018-07-24 | 1 | -1/+1 | |
| | * | ice40: fixes before review | Sergiusz Bazanski | 2018-07-24 | 6 | -47/+14 | |
| | * | ice40: move PLL->IO from pseudo pip to second uphill bel | Sergiusz Bazanski | 2018-07-24 | 3 | -69/+40 | |
| | * | ice40: emit list of upbels in chipdb | Sergiusz Bazanski | 2018-07-24 | 4 | -16/+22 | |
| | * | clang-format | Sergiusz Bazanski | 2018-07-24 | 4 | -67/+74 | |
| | * | ice40: A slightly nicer way to do this. | Sergiusz Bazanski | 2018-07-24 | 1 | -46/+31 | |
| | * | ice40: Move spliceLUT back to pack.cc | Sergiusz Bazanski | 2018-07-24 | 3 | -56/+53 | |
| | * | ice40: Prevent placement of SB_IOs in IO blocks used by PLL outputs | Sergiusz Bazanski | 2018-07-24 | 1 | -0/+24 | |
| | * | ice40: Refactor PLL/LOCK LUT splicing out into Arch:: | Sergiusz Bazanski | 2018-07-24 | 4 | -74/+59 | |
| | * | ice40: Emit feed-through LUTs for PLL/LOCK | Sergiusz Bazanski | 2018-07-24 | 3 | -5/+159 | |
 |
index : iCE40/nextpnr | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |