| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
| |
| |
| |
| |
| |
| |
| | |
This resulted in valid site routing solutions being missed. Underlying
bug was an off-by-one error when unwinding a failed solution.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| |
| |
| |
| |
| | |
- Finishes implementation of SiteArch::nameOfPip and SiteArch::nameOfWire
- Adds "explain_bel_status", which should be an exhaustive diagnostic
of the status of a BEL placement.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| |
| |
| |
| | |
- Add IDEMPOTENT_CHECK define to perform some expected idempotent
operations more than once to verify they work as expected.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| |
| |
| |
| | |
If get_net_type was called before the driver was placed, it could return
the wrong value.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\ \
| | |
| | | |
interchange: add archcheck tests to all-device-test target
|
| | |
| | |
| | |
| | | |
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
|
|/ /
| |
| |
| |
| |
| |
| | |
This increases parallelism and should make the FPGA interchange CI
faster
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
|
|\ \
| |/
|/| |
nexus: Fix FASM gen for LIFCL-17
|
|/
|
|
| |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|\
| |
| | |
nexus: Add support for get_pins PDC command
|
|/
|
|
| |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|\
| |
| | |
fpga_interchange: add more devices
|
| |
| |
| |
| | |
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
|
| |
| |
| |
| | |
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
|
| |
| |
| |
| | |
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
|
| |
| |
| |
| | |
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
|
| |
| |
| |
| | |
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
|
| |
| |
| |
| | |
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
|
| |
| |
| |
| | |
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
|
| |
| |
| |
| | |
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
|
|/
|
|
| |
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
|
|\
| |
| | |
[FPGA interchange] Add support for global buffers from chipdb.
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\ \
| | |
| | | |
[FPGA interchange] Convert some string constants to IdString.
|
| | |
| | |
| | |
| | |
| | |
| | | |
Also add some optional diagnostic prints for cell -> BEL pin mapping.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\ \ \
| | |/
| |/| |
Initial inverter logic for FPGA interchange
|
| | |
| | |
| | |
| | |
| | |
| | |
| | | |
For now just implements some inspection capabilities, and the site
router (for now) avoids inverted paths.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\| |
| |/
|/| |
Update parameter processing based on new DeviceResources metadata
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\ \
| |/
|/| |
interchange: Add nice error for missing cell pins
|
| |
| |
| |
| | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|\ \
| |/
|/| |
Initial lookahead for FPGA interchange.
|
|/
|
|
|
|
|
|
|
| |
Currently the lookahead is disabled by default because of the time to
compute and RAM usage. However it does appear to work reasonably well
in testing. Further effort is required to lower RAM usage after initial
computation, and explore trade-off for cheaper time to compute.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\
| |
| | |
Correct some bugs in writing of physical netlist w.r.t. site sources.
|
| |
| |
| |
| |
| |
| |
| | |
Local site sources should have their driving BEL pin included in the net
so that the site wire is driven by an output BEL pin.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\ \
| | |
| | | |
Refine site router
|
| | |
| | |
| | |
| | |
| | |
| | |
| | | |
The new site router should be robust to most situations, and isn't
significantly slower with the use of caching.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |/
| |
| |
| |
| |
| |
| | |
- Add additional targets useful for various situations.
- Have counter test use common remap.v file.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\ \
| | |
| | | |
Add getBelPinType to Python interface.
|
| |/
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\ \
| |/
|/| |
Add "checkPipAvailForNet" to Arch API.
|
|/
|
|
|
|
|
|
| |
This is important for distiguishing valid pseudo pips in the FPGA
interchange arch. This also avoids a double or triple lookup of
pip->net map.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\
| |
| | |
Add pseudo pip data
|