aboutsummaryrefslogtreecommitdiffstats
path: root/common
Commit message (Expand)AuthorAgeFilesLines
* Add missing <set> includesgatecat2023-01-202-0/+3
* context: Add getNetinfoRouteDelayQuadgatecat2023-01-183-1/+49
* clangformatgatecat2023-01-022-4/+8
* initialize netShareWeightMiodrag Milanovic2022-12-221-0/+1
* propagate netShareWeightMiodrag Milanovic2022-12-222-1/+6
* Remove deprecated functionsMiodrag Milanovic2022-12-223-26/+4
* Merge pull request #1066 from arjenroodselaar/place_timeoutmyrtle2022-12-213-6/+26
|\
| * Set divisor instead of absolute valueArjen Roodselaar2022-12-202-5/+10
| * Allow setting cell placement timeoutArjen Roodselaar2022-12-203-13/+16
| * Add --no-placer-timeout flag to override timeout during refinementArjen Roodselaar2022-12-193-5/+12
| * Increase timeoutArjen Roodselaar2022-12-191-2/+4
| * Timeout when legal placement can't be found for cellArjen Roodselaar2022-12-171-3/+6
* | heap: encourage more spreading of heterogenous chainsgatecat2022-12-171-2/+2
|/
* api: add explain_invalid option to isBelLocationValidgatecat2022-12-075-8/+8
* heap: Remove custom bounding-box typegatecat2022-12-071-6/+0
* refactor: ArcBounds -> BoundingBoxgatecat2022-12-074-23/+23
* api: Make NetInfo* of checkPipAvailForNet constgatecat2022-12-022-2/+2
* Fix "implicit copy constructor for 'Property' is deprecated"gatecat2022-11-101-0/+1
* run clangformatgatecat2022-10-171-6/+10
* Modify code to meet the code style preferencesairskywater2022-09-241-4/+4
* Add more sanity check for pointersairskywater2022-09-241-0/+1
* fix runtime segmentation faultairskywater2022-09-241-0/+5
* Merge pull request #1019 from antmicro/support-clock-relationsmyrtle2022-09-203-7/+289
|\
| * Added the --ignore-rel-clk option to control timing checks for cross-domain p...Maciej Kurc2022-09-203-115/+108
| * Code cleanupMaciej Kurc2022-08-311-64/+35
| * Added timing check for cross-domain paths for related clocksMaciej Kurc2022-08-311-4/+104
| * Augmented TimingAnalyser class with detection of clock to clock relationsMaciej Kurc2022-08-302-7/+225
* | router2: Reserve source wire, toogatecat2022-09-201-0/+7
|/
* add missing overridesMiodrag Milanovic2022-08-221-3/+3
* Fix parameter orderMiodrag Milanovic2022-08-221-2/+1
* pybindings: Mark CellInfo::bel as readonlygatecat2022-08-181-2/+1
* refactor: id(stringf(...)) to new idf(...) helpergatecat2022-08-103-4/+18
* netlist: Add PseudoCell APIgatecat2022-07-0813-44/+179
* generic: Use arch_pybindings_sharedgatecat2022-07-041-0/+6
* Don't assert on mixed domain paths in reportgatecat2022-05-221-5/+0
* common: Correct a minor typo in the messageYRabbit2022-05-101-1/+1
* prefine: Do full-tile swaps, toogatecat2022-04-192-1/+100
* Move general parallel detail place code out of parallel_refinegatecat2022-04-175-545/+730
* Split up common into kernel,place,routegatecat2022-04-0874-0/+0
* parallel_refine: Fix compile error with some configsgatecat2022-03-191-1/+1
* BUGFIX: disable the thousands separatorYRabbit2022-03-161-1/+8
* Set the locale as early as possibleYRabbit2022-03-161-1/+9
* clangformatgatecat2022-03-091-5/+2
* Add missing part of commit aee35768.Catherine2022-03-081-1/+4
* Disable parallel refinement on WebAssembly.Catherine2022-03-052-1/+19
* parallel_refine: New, parallelised placement refinement passgatecat2022-03-035-2/+1012
* Switch to potentially-sparse net users arraygatecat2022-02-2714-260/+285
* Add indexed_store container typegatecat2022-02-262-0/+267
* Add IdStringList::concat overrides taking IdStringgatecat2022-02-201-0/+4
* refactor: New member functions to replace design_utilsgatecat2022-02-186-172/+167