| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Some refactoring of Chip API (prep for chipdb refactoring) | Clifford Wolf | 2018-06-16 | 2 | -8/+10 |
| * | Refactor position/delay estimation API | Clifford Wolf | 2018-06-14 | 2 | -37/+7 |
| * | Update chip Graphics API | Clifford Wolf | 2018-06-13 | 2 | -5/+11 |
| * | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr | Clifford Wolf | 2018-06-13 | 1 | -1/+1 |
| |\ | |||||
| | * | reveresed logic for enabling main file, and made tests link arch files | Miodrag Milanovic | 2018-06-12 | 1 | -1/+1 |
| * | | Redesign PosInfo API | Clifford Wolf | 2018-06-13 | 2 | -3/+46 |
| |/ | |||||
| * | Add fast IdString <-> PortPin conversion | Clifford Wolf | 2018-06-12 | 1 | -0/+3 |
| * | Fix NEXTPNR_NAMESPACE | Clifford Wolf | 2018-06-12 | 2 | -0/+8 |
| * | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr | Clifford Wolf | 2018-06-12 | 2 | -0/+57 |
| |\ | |||||
| | * | Implement the placement validity checker | David Shah | 2018-06-12 | 2 | -0/+57 |
| * | | Add nextpnr namespace | Clifford Wolf | 2018-06-12 | 4 | -0/+14 |
| |/ | |||||
| * | Add "nextpnr.h" | Clifford Wolf | 2018-06-11 | 4 | -8/+7 |
| * | Remove pool, dict, vector namespace aliases | Clifford Wolf | 2018-06-11 | 2 | -42/+51 |
| * | Add conflicting=false argument to bind getters | Clifford Wolf | 2018-06-11 | 2 | -6/+7 |
| * | Draw fpga model | Miodrag Milanovic | 2018-06-10 | 1 | -0/+24 |
| * | Pass design to gui, display chip name | Miodrag Milanovic | 2018-06-10 | 3 | -1/+6 |
| * | Add dummy implementations of dummy Chip API | Clifford Wolf | 2018-06-09 | 2 | -1/+94 |
| * | Add very basic router | Clifford Wolf | 2018-06-09 | 1 | -8/+19 |
| * | python: Fixing builds as importable module | David Shah | 2018-06-08 | 1 | -0/+4 |
| * | Reformat remaining files | David Shah | 2018-06-08 | 1 | -4/+1 |
| * | Fix placer build for dummy arch | Clifford Wolf | 2018-06-07 | 1 | -0/+11 |
| * | Reformat Python bindings and ice40 main | David Shah | 2018-06-07 | 2 | -7/+5 |
| * | clang-format for design and chip codebase | Clifford Wolf | 2018-06-07 | 2 | -50/+48 |
| * | Fix clang-format include order issues | Clifford Wolf | 2018-06-07 | 1 | -0/+2 |
| * | Add ice40 geometry information | Clifford Wolf | 2018-06-06 | 1 | -1/+1 |
| * | Update and simplify dummy arch | Clifford Wolf | 2018-06-06 | 4 | -154/+38 |
| * | Initial GUI work | Miodrag Milanovic | 2018-06-05 | 1 | -2/+8 |
| * | Replace GuiLine with GraphicElement | Clifford Wolf | 2018-06-04 | 1 | -9/+4 |
| * | Python bindings working on both architectures | David Shah | 2018-06-02 | 1 | -8/+2 |
| * | Simple Python test working | David Shah | 2018-06-02 | 1 | -0/+20 |
| * | Add architecture specific Python defs | David Shah | 2018-06-02 | 1 | -0/+14 |
| * | Add a CMake based build system | David Shah | 2018-06-02 | 1 | -0/+0 |
| * | Add DelayInfo struct | Clifford Wolf | 2018-05-29 | 1 | -1/+9 |
| * | Progress in chip.h API | Clifford Wolf | 2018-05-26 | 1 | -4/+13 |
| * | Add Makefile | Clifford Wolf | 2018-05-26 | 3 | -2/+40 |
| * | Directory structure | Clifford Wolf | 2018-05-26 | 3 | -0/+218 |
 |
index : iCE40/nextpnr | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |