aboutsummaryrefslogtreecommitdiffstats
path: root/ecp5
Commit message (Collapse)AuthorAgeFilesLines
...
| | * ecp5: Improve flipflop packing densityDavid Shah2019-11-201-0/+153
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ECP5 support is no longer experimentalDavid Shah2019-11-264-521/+0
| |/ | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * Revert "Merge pull request #355 from YosysHQ/ecp5-promote-lsr"David Shah2019-11-202-74/+5
| | | | | | | | | | This reverts commit 6a7d1fe53d2b55e03ebe3400c0f4c9e5741ed2e1, reversing changes made to c3d4117a219570f0a132ae4f810dec961811311a.
| * ecp5: Add support for promotion of LSRs to global networkDavid Shah2019-11-192-5/+74
| | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * ecp5: Fix handling of custom DEL_VALUEDavid Shah2019-11-181-1/+2
| | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * ecp5: Fix dynamic DELAYF controlDavid Shah2019-11-181-0/+3
| | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * ecp5: Add logic utilisation before packing statisticsDavid Shah2019-11-181-0/+45
| | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * Merge pull request #345 from YosysHQ/dave/sdfDavid Shah2019-11-182-12/+22
| |\ | | | | | | Improve handling of top level IO and add SDF support
| | * ice40: Preserve top level IO properlyDavid Shah2019-10-191-2/+2
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| | * ecp5: Preserve top level IO properlyDavid Shah2019-10-182-12/+22
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Copy timing constraints across ECLKBRIDGECSDavid Shah2019-11-011-1/+4
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Fix placement of ECLKBRIDGECSDavid Shah2019-11-011-11/+41
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Allow setting drive strength for 3V3 IOsDavid Shah2019-10-261-0/+10
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Add constids for new timing cell typesDavid Shah2019-10-262-0/+10
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Add an error for out-of-sync constids and bbaDavid Shah2019-10-264-2/+10
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Fix routing to shared DSP control inputsDavid Shah2019-10-253-1/+37
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
| * | ecp5: Make database build depend on constids.incDavid Shah2019-10-201-2/+2
| |/ | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | add newline at eofMiodrag Milanovic2019-12-281-1/+1
| |
* | optimize and set orderMiodrag Milanovic2019-12-201-276/+236
| |
* | clang formatMiodrag Milanovic2019-12-202-47/+132
| |
* | Add all missing wiresMiodrag Milanovic2019-12-201-1/+1556
| |
* | Add global wiresMiodrag Milanovic2019-12-154-19/+138
| |
* | more pips on connection boxMiodrag Milanovic2019-12-151-0/+9
| |
* | cleanup and formatingMiodrag Milanovic2019-12-152-13/+13
| |
* | make it more simetricMiodrag Milanovic2019-12-151-13/+14
| |
* | optimize and add some missing pipsMiodrag Milanovic2019-12-151-28/+17
| |
* | cleanupMiodrag Milanovic2019-12-151-12/+7
| |
* | cleanup wireMiodrag Milanovic2019-12-151-110/+3
| |
* | move bel creation to gfx.ccMiodrag Milanovic2019-12-153-122/+101
| |
* | fix formatingMiodrag Milanovic2019-12-143-110/+138
| |
* | lot more pipsMiodrag Milanovic2019-12-141-4/+51
| |
* | fixes and more pipsMiodrag Milanovic2019-12-142-1/+92
| |
* | pips for alu, mult and memoryMiodrag Milanovic2019-12-141-3/+43
| |
* | pips for iosMiodrag Milanovic2019-12-142-7/+134
| |
* | propagate w and hMiodrag Milanovic2019-12-141-60/+96
| |
* | pips for other type of connection boxMiodrag Milanovic2019-12-141-5/+17
| |
* | more new wires addedMiodrag Milanovic2019-12-145-2/+214
| |
* | ebr, mult and alu nice displayMiodrag Milanovic2019-12-142-8/+15
| |
* | add moreMiodrag Milanovic2019-12-133-4/+44
| |
* | new wires in dbMiodrag Milanovic2019-12-133-20/+498
| |
* | added siologicMiodrag Milanovic2019-12-134-2/+63
| |
* | Add many new wiresMiodrag Milanovic2019-12-134-0/+1250
| |
* | clangformat runMiodrag Milanovic2019-12-083-329/+364
| |
* | display IOs properlyMiodrag Milanovic2019-12-071-21/+5
| |
* | More bels show properlyMiodrag Milanovic2019-12-071-43/+82
| |
* | add dcca bels and dummy parts for other belsMiodrag Milanovic2019-12-071-9/+54
| |
* | Fix edge wiresMiodrag Milanovic2019-12-071-69/+108
| |
* | add more pipsMiodrag Milanovic2019-12-011-0/+49
| |
* | Handle H00 and V00Miodrag Milanovic2019-11-111-6/+49
| |
* | More pips and fix for V01Miodrag Milanovic2019-11-111-42/+170
| |
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 07:03:16 +0000