aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/site_arch.cc
Commit message (Collapse)AuthorAgeFilesLines
* Added fallback to VCC as the preferred constant if the architecture does not ↵Maciej Kurc2022-05-121-1/+6
| | | | | | specify one. Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* Generalized representation of unused LUT pins connectionsMaciej Kurc2022-05-111-10/+66
| | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* refactor: New NetInfo and CellInfo constructorsgatecat2022-02-161-2/+2
|
* interchange: Cope with undriven nets in more placesgatecat2021-06-141-1/+4
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* Using hashlib in archesgatecat2021-06-021-1/+1
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* interchange: Don't error out on missing cell portsgatecat2021-05-211-0/+2
| | | | | | | This is required for LUTRAM support, as the upper address bits of RAMD64E etc are missing for shallower primitives. Signed-off-by: gatecat <gatecat@ds0.me>
* [interchange] Fix invalid use of local variables due to refactoring.Keith Rothman2021-04-061-0/+3
| | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
* [interchange] Fix missing inline methods in site_arch.impl.hKeith Rothman2021-04-061-8/+0
| | | | | | | getBelPinWire and getBelPinType are marked as always inline, but were not defined in a header. Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
* Implement debugging tools for site router.Keith Rothman2021-03-251-10/+36
| | | | | | | | - Finishes implementation of SiteArch::nameOfPip and SiteArch::nameOfWire - Adds "explain_bel_status", which should be an exhaustive diagnostic of the status of a BEL placement. Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
* Re-work LUT mapping logic to only put VCC pins when required.Keith Rothman2021-03-251-0/+26
| | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
* Rework FPGA interchange site router.Keith Rothman2021-03-221-0/+376
The new site router should be robust to most situations, and isn't significantly slower with the use of caching. Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>