aboutsummaryrefslogtreecommitdiffstats
path: root/gowin/cells.cc
Commit message (Expand)AuthorAgeFilesLines
* gowin: Remove incomprehensible names of the muxesYRabbit2022-07-191-3/+3
* Merge branch 'master' into shadowramPepijn de Vos2022-07-021-0/+3
|\
| * gowin: Add support for long wiresYRabbit2022-05-271-0/+3
* | hook up CE maybePepijn de Vos2022-06-161-0/+1
* | lutram actually PnRsPepijn de Vos2022-06-061-0/+10
* | WIP shadowramPepijn de Vos2022-06-051-0/+33
|/
* Gowin: use global VCC and VSS nets (#956)Pepijn de Vos2022-03-191-0/+4
* gowin: Add the Global Set/Reset primitiveYRabbit2022-03-121-0/+2
* refactor: New member functions to replace design_utilsgatecat2022-02-181-19/+19
* refactor: Use cell member functions to add portsgatecat2022-02-161-20/+14
* refactor: New NetInfo and CellInfo constructorsgatecat2022-02-161-7/+3
* gowin: Add simplified IO cells processingYRabbit2021-12-201-2/+10
* gowin: Replace the zero delays with reasonable values.YRabbit2021-10-091-0/+2
* gowin: add support for wide LUTs.YRabbit2021-10-071-1/+22
* Fixing old emails and names in copyrightsgatecat2021-06-121-1/+1
* Using hashlib in archesgatecat2021-06-021-1/+1
* clangformatDavid Shah2020-12-301-1/+1
* Gowin target (#542)Pepijn de Vos2020-12-301-0/+142