aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/arch.cc
Commit message (Expand)AuthorAgeFilesLines
* ice40/arch: Add helper to check if a BEL is LOCKED or notSylvain Munaut2018-11-191-0/+19
* Merge remote-tracking branch 'origin/master' into timingapiEddie Hung2018-11-131-4/+4
|\
| * [ice40] getBudgetOverride() to use constrained Z not placed ZEddie Hung2018-11-131-4/+4
* | timing: Fix handling of clock inputsDavid Shah2018-11-121-2/+2
* | Working on multi-clock analysisDavid Shah2018-11-121-6/+4
* | timing: iCE40 Arch API changes for clocking infoDavid Shah2018-11-121-18/+62
|/
* Merge pull request #88 from YosysHQ/issue72Eddie Hung2018-10-111-6/+13
|\
| * [ice40] TimingPortClass of LC.O ports without any inputs now TMG_IGNOREEddie Hung2018-09-151-6/+13
* | clangformatDavid Shah2018-09-301-1/+0
* | ice40: Validity check for LVDS IODavid Shah2018-09-241-0/+2
* | ice40: Remove obsolete belType memberDavid Shah2018-09-241-1/+0
|/
* Add more missing iCE40 gfx (LP/HX is complete now)Clifford Wolf2018-08-191-0/+46
* Add iCE40 gfx for IO span-4 cornersClifford Wolf2018-08-191-1/+1
* Add iCE40 gfx for span-4 wires between IO tilesClifford Wolf2018-08-191-3/+9
* Merge pull request #47 from YosysHQ/settings_propagateClifford Wolf2018-08-181-11/+2
|\
| * Use settings for placer1 and router1Miodrag Milanovic2018-08-091-11/+2
* | Improve iCE40 gfx for IO tiles and RAM tilesClifford Wolf2018-08-181-2/+6
* | Add ice40 wire attributes (grid position, segment list)Clifford Wolf2018-08-181-0/+33
|/
* Merge branch 'master' of github.com:YosysHQ/nextpnr into constidsClifford Wolf2018-08-081-22/+77
|\
| * ice40: Add error for unknown cell type when getting timing infoDavid Shah2018-08-081-1/+3
| * Arch API: Removing Arch::isIOCellDavid Shah2018-08-081-2/+0
| * ice40: Add timing arcs through global buffersDavid Shah2018-08-081-0/+4
| * timing: Debugging implementation of new timing APIDavid Shah2018-08-081-1/+1
| * ice40: Timing arch fixDavid Shah2018-08-081-3/+17
| * timing: Update to new use API (currently broken)David Shah2018-08-081-2/+2
| * Arch API: New specification for timing port classesDavid Shah2018-08-081-18/+50
| * clangformatEddie Hung2018-08-061-10/+12
| * Merge branch 'master' into assign_budget_speedupEddie Hung2018-08-061-2/+17
| |\
| * | Add new Arch::isIOCell() API functionEddie Hung2018-08-061-0/+5
* | | Get rid of old iCE40 id_ Arch membersClifford Wolf2018-08-081-43/+20
* | | Get rid of PortPin and BelType (ice40, generic, docs)Clifford Wolf2018-08-081-110/+20
| |/ |/|
* | ice40's getBudgetOverride() to return correct delay for different devicesEddie Hung2018-08-061-2/+17
|/
* Fix ice40's getBudgetOverride() to override only for COUT -> CINEddie Hung2018-08-061-1/+1
* Change getBudgetOverride() signature to return bool and modify budget in placeEddie Hung2018-08-061-4/+6
* API change: Use CellInfo* and NetInfo* as cell/net handles (common, ice40)Clifford Wolf2018-08-051-3/+3
* clangformatClifford Wolf2018-08-051-34/+32
* Add new iCE40 delay estimator and delay predictorClifford Wolf2018-08-041-58/+0
* Add generation of models to tmfuzzClifford Wolf2018-08-041-0/+30
* Refactor ice40 timing fuzzer used to create delay estimatesClifford Wolf2018-08-041-16/+0
* Merge branch 'master' of github.com:YosysHQ/nextpnr into lutpermClifford Wolf2018-08-041-1/+6
|\
| * clangformatDavid Shah2018-08-041-1/+2
| * Add constraint weight as a command line optionDavid Shah2018-08-031-1/+5
* | Proper ice40 wire typesClifford Wolf2018-08-031-0/+39
* | Add iCE40 pseudo-pips for lut permutationClifford Wolf2018-08-031-2/+15
|/
* ice40: Use real cell timingsDavid Shah2018-08-021-22/+17
* Add Router1CfgClifford Wolf2018-08-021-1/+5
* Remove getFrameDecal() APIClifford Wolf2018-08-011-12/+0
* clangformat for stuff I've touchedEddie Hung2018-07-311-12/+14
* Modify the getNetinfo*() functions and getBudgetOverride() to not useEddie Hung2018-07-311-2/+1
* Merge remote-tracking branch 'origin/estdelay' into redist_slackEddie Hung2018-07-311-16/+20
|\
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 10:34:50 +0000