aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/arch.cc
Commit message (Expand)AuthorAgeFilesLines
* Save top level attrs and store current stepMiodrag Milanovic2019-06-071-0/+2
* CleanupMiodrag Milanovic2019-06-071-11/+0
* WIP saving/loading attributesMiodrag Milanovic2019-06-071-4/+20
* ice40: In assignCellInfo get PIN_TYPE/NEG_TRIGGER from params and not attrsSylvain Munaut2019-04-171-2/+2
* ice40: Add support for SB_I2C and SB_SPISylvain Munaut2019-03-251-0/+21
* Add --placer option and refactor placer selectionDavid Shah2019-03-241-2/+13
* HeAP: Add PlacerHeapCfgDavid Shah2019-03-221-1/+3
* HeAP: Make HeAP placer optionalDavid Shah2019-03-221-4/+7
* HeAP: Add TAUCS wrapper and integrationDavid Shah2019-03-221-2/+4
* ice40: Fix u4k in external chipdb mode.Marcin Kościelnicki2019-03-191-3/+3
* ice40: support u4kSimon Schubert2019-02-231-2/+12
* ice40: Fix timing class of 'padin' GB outputsDavid Shah2019-02-201-1/+1
* Load chipdb from filesystem as optionMiodrag Milanovic2019-02-091-1/+30
* Merge pull request #220 from YosysHQ/coi3Eddie Hung2019-01-291-6/+9
|\
| * [ice40] Refactor Arch::getBudgetOverride()Eddie Hung2019-01-291-29/+9
| * ice40: Add budget override for CO->I3 pathDavid Shah2019-01-271-0/+23
* | timing: Path related fixesDavid Shah2019-01-271-5/+29
|/
* ice40: Add timing data for all IO modesDavid Shah2019-01-071-3/+65
* timing_opt: Reduce iterations to 30, tidy up loggingDavid Shah2018-12-061-2/+1
* timing_opt: Make an optional pass controlled by command lineDavid Shah2018-12-061-3/+8
* clangformatDavid Shah2018-12-061-3/+4
* timing_opt: Debugging and integrationDavid Shah2018-12-061-1/+8
* ice40: Add support for placing SB_LEDDA_IP block.Daniel Serpell2018-12-011-0/+4
* Improve reporting of unknown cell typesDavid Shah2018-11-291-1/+1
* ice40: Add support for SB_RGBA_DRVSylvain Munaut2018-11-191-0/+4
* ice40: Add support for SB_GB_IOSylvain Munaut2018-11-191-0/+1
* ice40: Introduce the concept of forPadIn SB_GBSylvain Munaut2018-11-191-0/+2
* ice40/arch: Add helper to check if a BEL is LOCKED or notSylvain Munaut2018-11-191-0/+19
* Merge remote-tracking branch 'origin/master' into timingapiEddie Hung2018-11-131-4/+4
|\
| * [ice40] getBudgetOverride() to use constrained Z not placed ZEddie Hung2018-11-131-4/+4
* | timing: Fix handling of clock inputsDavid Shah2018-11-121-2/+2
* | Working on multi-clock analysisDavid Shah2018-11-121-6/+4
* | timing: iCE40 Arch API changes for clocking infoDavid Shah2018-11-121-18/+62
|/
* Merge pull request #88 from YosysHQ/issue72Eddie Hung2018-10-111-6/+13
|\
| * [ice40] TimingPortClass of LC.O ports without any inputs now TMG_IGNOREEddie Hung2018-09-151-6/+13
* | clangformatDavid Shah2018-09-301-1/+0
* | ice40: Validity check for LVDS IODavid Shah2018-09-241-0/+2
* | ice40: Remove obsolete belType memberDavid Shah2018-09-241-1/+0
|/
* Add more missing iCE40 gfx (LP/HX is complete now)Clifford Wolf2018-08-191-0/+46
* Add iCE40 gfx for IO span-4 cornersClifford Wolf2018-08-191-1/+1
* Add iCE40 gfx for span-4 wires between IO tilesClifford Wolf2018-08-191-3/+9
* Merge pull request #47 from YosysHQ/settings_propagateClifford Wolf2018-08-181-11/+2
|\
| * Use settings for placer1 and router1Miodrag Milanovic2018-08-091-11/+2
* | Improve iCE40 gfx for IO tiles and RAM tilesClifford Wolf2018-08-181-2/+6
* | Add ice40 wire attributes (grid position, segment list)Clifford Wolf2018-08-181-0/+33
|/
* Merge branch 'master' of github.com:YosysHQ/nextpnr into constidsClifford Wolf2018-08-081-22/+77
|\
| * ice40: Add error for unknown cell type when getting timing infoDavid Shah2018-08-081-1/+3
| * Arch API: Removing Arch::isIOCellDavid Shah2018-08-081-2/+0
| * ice40: Add timing arcs through global buffersDavid Shah2018-08-081-0/+4
| * timing: Debugging implementation of new timing APIDavid Shah2018-08-081-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-28 14:59:57 +0000