aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/arch.h
Commit message (Expand)AuthorAgeFilesLines
* ice40: Use snake case for arch-specific functionsD. Shah2021-02-031-11/+11
* ice40: Implement IdStringList for all arch object namesD. Shah2021-02-021-14/+25
* arch: Add getNameDelimiter API for string listsD. Shah2021-02-021-0/+1
* Run "make clangformat".Keith Rothman2021-02-021-18/+14
* Rename Partition -> BelBucket.Keith Rothman2021-02-021-19/+19
* Add Partition APIs to ice40, nexus, gowin archs.Keith Rothman2021-02-021-0/+43
* Initial refactoring of placer API.Keith Rothman2021-02-021-0/+5
* cleanup: Spelling fixesD. Shah2021-01-281-1/+1
* Move RelPtr/RelSlice out of arches into commonD. Shah2021-01-271-42/+1
* ice40: Switch from RelPtr to RelSliceD. Shah2021-01-271-40/+51
* RelPtr: remove copy constructor and copy assignmentDavid Shah2020-11-131-0/+3
* Remove wire alias APIDavid Shah2020-10-151-9/+0
* Support rest of partsMiodrag Milanovic2020-07-081-0/+3
* Adding LP4K as wellMiodrag Milanovic2020-07-081-0/+1
* Support 4K parts directlyMiodrag Milanovic2020-07-081-0/+1
* Simplify and improve chipdb embedding/loading.whitequark2020-06-261-14/+3
* CMake: rewrite chipdb handling from ground up.whitequark2020-06-251-1/+1
* ice40: Implement getRouteBoundingBox for router2David Shah2020-02-031-0/+2
* Allow selection of router algorithmDavid Shah2020-02-031-0/+2
* Add --placer option and refactor placer selectionDavid Shah2019-03-241-0/+3
* ice40: support u4kSimon Schubert2019-02-231-1/+4
* Load chipdb from filesystem as optionMiodrag Milanovic2019-02-091-1/+1
* timing: Path related fixesDavid Shah2019-01-271-1/+4
* ice40: Add helper to know which global network is driven by a SB_GB BelSylvain Munaut2018-11-261-0/+7
* ice40: Add GlobalNetowkrInfo in the chip databaseSylvain Munaut2018-11-191-1/+17
* ice40/arch: Add helper to check if a BEL is LOCKED or notSylvain Munaut2018-11-191-0/+2
* Merge remote-tracking branch 'origin/master' into timingapiEddie Hung2018-11-131-0/+1
|\
| * [ice40] getBudgetOverride() to use constrained Z not placed ZEddie Hung2018-11-131-0/+1
* | Merge remote-tracking branch 'origin/master' into timingapiEddie Hung2018-11-131-17/+37
|\|
| * Merge pull request #107 from YosysHQ/router_improveEddie Hung2018-11-131-17/+37
| |\
| | * clangformatClifford Wolf2018-11-111-4/+1
| | * Add getConflictingWireWire() arch API, streamline getConflictingXY semanticClifford Wolf2018-11-111-14/+29
| | * Add getConflictingPipWire() arch API, router1 improvementsClifford Wolf2018-11-111-9/+17
* | | archapi: Add getDelayFromNS to improve timing algorithm portabilityDavid Shah2018-11-121-0/+6
* | | timing: iCE40 Arch API changes for clocking infoDavid Shah2018-11-121-2/+4
|/ /
* / fix grid dimensions for ice40Miodrag Milanovic2018-10-271-2/+2
|/
* clangformatDavid Shah2018-09-301-1/+1
* Add iCE40 gfx for span-4 wires between IO tilesClifford Wolf2018-08-191-2/+0
* Merge pull request #47 from YosysHQ/settings_propagateClifford Wolf2018-08-181-2/+0
|\
| * Use settings for placer1 and router1Miodrag Milanovic2018-08-091-2/+0
* | Improve iCE40 gfx for IO tiles and RAM tilesClifford Wolf2018-08-181-0/+2
* | Add ice40 wire attributes (grid position, segment list)Clifford Wolf2018-08-181-18/+5
* | Add Arch attrs APIClifford Wolf2018-08-141-0/+18
* | Merge remote-tracking branch 'origin/master' into placer_speedupEddie Hung2018-08-101-1/+11
|\|
| * Add pip locationsClifford Wolf2018-08-091-1/+11
* | Rework Arch::logicCellsCompatible() to take pointer + size, allowing use of s...Eddie Hung2018-08-101-1/+1
|/
* Merge branch 'master' of github.com:YosysHQ/nextpnr into constidsClifford Wolf2018-08-081-10/+11
|\
| * Merge pull request #44 from YosysHQ/improve_timing_specDavid Shah2018-08-081-10/+10
| |\
| | * Arch API: Removing Arch::isIOCellDavid Shah2018-08-081-2/+0
| | * Arch API: New specification for timing port classesDavid Shah2018-08-081-4/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-03 00:10:25 +0000