Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | ice40: Use snake case for arch-specific functions | D. Shah | 2021-02-03 | 1 | -11/+11 |
| | | | | | | | This makes the difference clearer between the general arch API that everyone must implement; and helper functions specific to one arch. Signed-off-by: D. Shah <dave@ds0.me> | ||||
* | ice40: Implement IdStringList for all arch object names | D. Shah | 2021-02-02 | 1 | -14/+25 |
| | | | | Signed-off-by: D. Shah <dave@ds0.me> | ||||
* | arch: Add getNameDelimiter API for string lists | D. Shah | 2021-02-02 | 1 | -0/+1 |
| | | | | Signed-off-by: D. Shah <dave@ds0.me> | ||||
* | Run "make clangformat". | Keith Rothman | 2021-02-02 | 1 | -18/+14 |
| | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com> | ||||
* | Rename Partition -> BelBucket. | Keith Rothman | 2021-02-02 | 1 | -19/+19 |
| | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com> | ||||
* | Add Partition APIs to ice40, nexus, gowin archs. | Keith Rothman | 2021-02-02 | 1 | -0/+43 |
| | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com> | ||||
* | Initial refactoring of placer API. | Keith Rothman | 2021-02-02 | 1 | -0/+5 |
| | | | | Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com> | ||||
* | cleanup: Spelling fixes | D. Shah | 2021-01-28 | 1 | -1/+1 |
| | | | | Signed-off-by: D. Shah <dave@ds0.me> | ||||
* | Move RelPtr/RelSlice out of arches into common | D. Shah | 2021-01-27 | 1 | -42/+1 |
| | | | | | | | The bba approach seems widely used enough that it's reasonable for this to become part of common code. Signed-off-by: D. Shah <dave@ds0.me> | ||||
* | ice40: Switch from RelPtr to RelSlice | D. Shah | 2021-01-27 | 1 | -40/+51 |
| | | | | | | | | | | This replaces RelPtrs and a separate length field with a Rust-style slice containing both a pointer and a length; with bounds checking always enforced. Thus iterating over these structures is both cleaner and safer. Signed-off-by: D. Shah <dave@ds0.me> | ||||
* | RelPtr: remove copy constructor and copy assignment | David Shah | 2020-11-13 | 1 | -0/+3 |
| | | | | | | | These operations are meaningless for a data structure that references another structure relative to its location. Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Remove wire alias API | David Shah | 2020-10-15 | 1 | -9/+0 |
| | | | | | | It has not actually been implemented in any router for over 2.5 years and causes nothing more than confusion. It can always be added back if it forms part of a future solution; possibly as part of a more general database structure rethink. Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Support rest of parts | Miodrag Milanovic | 2020-07-08 | 1 | -0/+3 |
| | |||||
* | Adding LP4K as well | Miodrag Milanovic | 2020-07-08 | 1 | -0/+1 |
| | |||||
* | Support 4K parts directly | Miodrag Milanovic | 2020-07-08 | 1 | -0/+1 |
| | |||||
* | Simplify and improve chipdb embedding/loading. | whitequark | 2020-06-26 | 1 | -14/+3 |
| | |||||
* | CMake: rewrite chipdb handling from ground up. | whitequark | 2020-06-25 | 1 | -1/+1 |
| | |||||
* | ice40: Implement getRouteBoundingBox for router2 | David Shah | 2020-02-03 | 1 | -0/+2 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Allow selection of router algorithm | David Shah | 2020-02-03 | 1 | -0/+2 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Add --placer option and refactor placer selection | David Shah | 2019-03-24 | 1 | -0/+3 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ice40: support u4k | Simon Schubert | 2019-02-23 | 1 | -1/+4 |
| | |||||
* | Load chipdb from filesystem as option | Miodrag Milanovic | 2019-02-09 | 1 | -1/+1 |
| | |||||
* | timing: Path related fixes | David Shah | 2019-01-27 | 1 | -1/+4 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ice40: Add helper to know which global network is driven by a SB_GB Bel | Sylvain Munaut | 2018-11-26 | 1 | -0/+7 |
| | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com> | ||||
* | ice40: Add GlobalNetowkrInfo in the chip database | Sylvain Munaut | 2018-11-19 | 1 | -1/+17 |
| | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com> | ||||
* | ice40/arch: Add helper to check if a BEL is LOCKED or not | Sylvain Munaut | 2018-11-19 | 1 | -0/+2 |
| | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com> | ||||
* | Merge remote-tracking branch 'origin/master' into timingapi | Eddie Hung | 2018-11-13 | 1 | -0/+1 |
|\ | |||||
| * | [ice40] getBudgetOverride() to use constrained Z not placed Z | Eddie Hung | 2018-11-13 | 1 | -0/+1 |
| | | |||||
* | | Merge remote-tracking branch 'origin/master' into timingapi | Eddie Hung | 2018-11-13 | 1 | -17/+37 |
|\| | |||||
| * | Merge pull request #107 from YosysHQ/router_improve | Eddie Hung | 2018-11-13 | 1 | -17/+37 |
| |\ | | | | | | | Major rewrite of "router1" | ||||
| | * | clangformat | Clifford Wolf | 2018-11-11 | 1 | -4/+1 |
| | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | * | Add getConflictingWireWire() arch API, streamline getConflictingXY semantic | Clifford Wolf | 2018-11-11 | 1 | -14/+29 |
| | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | * | Add getConflictingPipWire() arch API, router1 improvements | Clifford Wolf | 2018-11-11 | 1 | -9/+17 |
| | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | | archapi: Add getDelayFromNS to improve timing algorithm portability | David Shah | 2018-11-12 | 1 | -0/+6 |
| | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | | | timing: iCE40 Arch API changes for clocking info | David Shah | 2018-11-12 | 1 | -2/+4 |
|/ / | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* / | fix grid dimensions for ice40 | Miodrag Milanovic | 2018-10-27 | 1 | -2/+2 |
|/ | |||||
* | clangformat | David Shah | 2018-09-30 | 1 | -1/+1 |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
* | Add iCE40 gfx for span-4 wires between IO tiles | Clifford Wolf | 2018-08-19 | 1 | -2/+0 |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | Merge pull request #47 from YosysHQ/settings_propagate | Clifford Wolf | 2018-08-18 | 1 | -2/+0 |
|\ | | | | | Use settings for placer1 and router1 | ||||
| * | Use settings for placer1 and router1 | Miodrag Milanovic | 2018-08-09 | 1 | -2/+0 |
| | | |||||
* | | Improve iCE40 gfx for IO tiles and RAM tiles | Clifford Wolf | 2018-08-18 | 1 | -0/+2 |
| | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | Add ice40 wire attributes (grid position, segment list) | Clifford Wolf | 2018-08-18 | 1 | -18/+5 |
| | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | Add Arch attrs API | Clifford Wolf | 2018-08-14 | 1 | -0/+18 |
| | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | Merge remote-tracking branch 'origin/master' into placer_speedup | Eddie Hung | 2018-08-10 | 1 | -1/+11 |
|\| | |||||
| * | Add pip locations | Clifford Wolf | 2018-08-09 | 1 | -1/+11 |
| | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | Rework Arch::logicCellsCompatible() to take pointer + size, allowing use of ↵ | Eddie Hung | 2018-08-10 | 1 | -1/+1 |
|/ | | | | std::array | ||||
* | Merge branch 'master' of github.com:YosysHQ/nextpnr into constids | Clifford Wolf | 2018-08-08 | 1 | -10/+11 |
|\ | |||||
| * | Merge pull request #44 from YosysHQ/improve_timing_spec | David Shah | 2018-08-08 | 1 | -10/+10 |
| |\ | | | | | | | Speed up budget allocator using topographical ordering and update cell timing API | ||||
| | * | Arch API: Removing Arch::isIOCell | David Shah | 2018-08-08 | 1 | -2/+0 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
| | * | Arch API: New specification for timing port classes | David Shah | 2018-08-08 | 1 | -4/+2 |
| | | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com> |