aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/arch.h
Commit message (Collapse)AuthorAgeFilesLines
* Add --placer option and refactor placer selectionDavid Shah2019-03-241-0/+3
| | | | Signed-off-by: David Shah <dave@ds0.me>
* ice40: support u4kSimon Schubert2019-02-231-1/+4
|
* Load chipdb from filesystem as optionMiodrag Milanovic2019-02-091-1/+1
|
* timing: Path related fixesDavid Shah2019-01-271-1/+4
| | | | Signed-off-by: David Shah <dave@ds0.me>
* ice40: Add helper to know which global network is driven by a SB_GB BelSylvain Munaut2018-11-261-0/+7
| | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* ice40: Add GlobalNetowkrInfo in the chip databaseSylvain Munaut2018-11-191-1/+17
| | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* ice40/arch: Add helper to check if a BEL is LOCKED or notSylvain Munaut2018-11-191-0/+2
| | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* Merge remote-tracking branch 'origin/master' into timingapiEddie Hung2018-11-131-0/+1
|\
| * [ice40] getBudgetOverride() to use constrained Z not placed ZEddie Hung2018-11-131-0/+1
| |
* | Merge remote-tracking branch 'origin/master' into timingapiEddie Hung2018-11-131-17/+37
|\|
| * Merge pull request #107 from YosysHQ/router_improveEddie Hung2018-11-131-17/+37
| |\ | | | | | | Major rewrite of "router1"
| | * clangformatClifford Wolf2018-11-111-4/+1
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * Add getConflictingWireWire() arch API, streamline getConflictingXY semanticClifford Wolf2018-11-111-14/+29
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| | * Add getConflictingPipWire() arch API, router1 improvementsClifford Wolf2018-11-111-9/+17
| | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | archapi: Add getDelayFromNS to improve timing algorithm portabilityDavid Shah2018-11-121-0/+6
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | timing: iCE40 Arch API changes for clocking infoDavid Shah2018-11-121-2/+4
|/ / | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* / fix grid dimensions for ice40Miodrag Milanovic2018-10-271-2/+2
|/
* clangformatDavid Shah2018-09-301-1/+1
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Add iCE40 gfx for span-4 wires between IO tilesClifford Wolf2018-08-191-2/+0
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Merge pull request #47 from YosysHQ/settings_propagateClifford Wolf2018-08-181-2/+0
|\ | | | | Use settings for placer1 and router1
| * Use settings for placer1 and router1Miodrag Milanovic2018-08-091-2/+0
| |
* | Improve iCE40 gfx for IO tiles and RAM tilesClifford Wolf2018-08-181-0/+2
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Add ice40 wire attributes (grid position, segment list)Clifford Wolf2018-08-181-18/+5
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Add Arch attrs APIClifford Wolf2018-08-141-0/+18
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge remote-tracking branch 'origin/master' into placer_speedupEddie Hung2018-08-101-1/+11
|\|
| * Add pip locationsClifford Wolf2018-08-091-1/+11
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Rework Arch::logicCellsCompatible() to take pointer + size, allowing use of ↵Eddie Hung2018-08-101-1/+1
|/ | | | std::array
* Merge branch 'master' of github.com:YosysHQ/nextpnr into constidsClifford Wolf2018-08-081-10/+11
|\
| * Merge pull request #44 from YosysHQ/improve_timing_specDavid Shah2018-08-081-10/+10
| |\ | | | | | | Speed up budget allocator using topographical ordering and update cell timing API
| | * Arch API: Removing Arch::isIOCellDavid Shah2018-08-081-2/+0
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| | * Arch API: New specification for timing port classesDavid Shah2018-08-081-4/+2
| | | | | | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| | * clangformatEddie Hung2018-08-061-6/+8
| | |
| | * Add new Arch::isIOCell() API functionEddie Hung2018-08-061-0/+2
| | |
| | * Change getBudgetOverride() signature to return bool and modify budget in placeEddie Hung2018-08-051-1/+1
| | |
| * | Merge remote-tracking branch 'origin/master' into common_mainMiodrag Milanovic2018-08-081-47/+46
| |\ \ | | | | | | | | | | | | | | | | | | | | # Conflicts: # ecp5/main.cc # ice40/main.cc
| * | | Added project loaderMiodrag Milanovic2018-08-061-0/+1
| | | |
* | | | Get rid of old iCE40 id_ Arch membersClifford Wolf2018-08-081-10/+1
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | | Get rid of PortPin and BelType (ice40, generic, docs)Clifford Wolf2018-08-081-19/+13
| |/ / |/| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | | Change getBudgetOverride() signature to return bool and modify budget in placeEddie Hung2018-08-061-1/+1
| |/ |/|
* | API change: Use CellInfo* and NetInfo* as cell/net handles (common, ice40)Clifford Wolf2018-08-051-46/+45
|/ | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* clangformatClifford Wolf2018-08-051-12/+12
|
* Add new iCE40 delay estimator and delay predictorClifford Wolf2018-08-041-2/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Refactor ice40 timing fuzzer used to create delay estimatesClifford Wolf2018-08-041-0/+2
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Merge branch 'master' of github.com:YosysHQ/nextpnr into lutpermClifford Wolf2018-08-041-0/+2
|\
| * clangformatDavid Shah2018-08-041-1/+0
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * Add constraint weight as a command line optionDavid Shah2018-08-031-0/+3
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
* | Proper ice40 wire typesClifford Wolf2018-08-031-1/+20
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Add iCE40 pseudo-pips for lut permutationClifford Wolf2018-08-031-8/+30
|/ | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Merge pull request #22 from YosysHQ/routethruClifford Wolf2018-08-031-1/+11
|\ | | | | Add iCE40 LUT route-through pips
| * Add LUT route-through pips to iCE40 architecture databaseClifford Wolf2018-08-021-1/+11
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-31 01:00:13 +0000