aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/bitstream.cc
Commit message (Collapse)AuthorAgeFilesLines
* Getting rid of old IdString API users, Add ctx to many internal APIsClifford Wolf2018-06-181-24/+30
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Rename Design to Context, derive from Arch instead of instantiatingClifford Wolf2018-06-181-35/+34
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Rename Chip to Arch and ChipArgs to ArchArgsClifford Wolf2018-06-181-21/+21
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into chipdbngClifford Wolf2018-06-171-1/+8
|\
| * ice40: Fixing negative clock bitstream generationDavid Shah2018-06-171-1/+8
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
* | Move top-level ChipInfoPOD into ice40 chipdb blobClifford Wolf2018-06-171-2/+2
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Move BitstreamInfoPOD to ice40 chipdb blobClifford Wolf2018-06-171-5/+5
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into chipdbngClifford Wolf2018-06-171-7/+9
|\|
| * General reformattingDavid Shah2018-06-171-1/+1
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * ice40: Add symbol output to bitstream generationDavid Shah2018-06-171-6/+8
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
| * Updating copyrightsDavid Shah2018-06-171-1/+1
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
* | Minor refactoring of BinaryBlobAssembler, fix alignmentsClifford Wolf2018-06-171-1/+1
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* | Progress with chipdb refactoringClifford Wolf2018-06-161-1/+1
|/ | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Update clangformatClifford Wolf2018-06-161-1/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* ice40: Fix BRAM initialisationDavid Shah2018-06-161-2/+3
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Include RAM init data in bitstreamDavid Shah2018-06-161-0/+40
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Fix bitstream generation when parameters are unspecifiedDavid Shah2018-06-161-13/+23
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Bitstream generation for RAMDavid Shah2018-06-161-1/+36
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Add nextpnr namespaceClifford Wolf2018-06-121-0/+4
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Remove pool, dict, vector namespace aliasesClifford Wolf2018-06-111-3/+4
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Improving 5k supportDavid Shah2018-06-101-14/+35
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Add support for iCE40 global buffers (currently only for 1k devices)Clifford Wolf2018-06-101-3/+28
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Debugging on icebreakerDavid Shah2018-06-101-9/+19
|
* ice40: Set config bits for unused IODavid Shah2018-06-101-1/+19
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Add IO config to bitstreamDavid Shah2018-06-101-12/+64
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Write logic cell config to bitstreamDavid Shah2018-06-101-5/+58
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Start adding routing to asc outputDavid Shah2018-06-101-0/+34
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Writing an empty ASC fileDavid Shah2018-06-101-0/+99
Signed-off-by: David Shah <davey1576@gmail.com>
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-08 03:21:53 +0000