Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
| * | | | | | Refactoring of router1 | Clifford Wolf | 2018-07-21 | 1 | -0/+1 | |
* | | | | | | Map ports to nets | Miodrag Milanovic | 2018-07-21 | 1 | -0/+14 | |
* | | | | | | create io cells out of asc | Miodrag Milanovic | 2018-07-21 | 1 | -0/+27 | |
* | | | | | | add cells that are in default state or no configuration | Miodrag Milanovic | 2018-07-21 | 1 | -0/+40 | |
* | | | | | | Add used cells and attach them to bels | Miodrag Milanovic | 2018-07-21 | 1 | -0/+39 | |
* | | | | | | Assign proper pips | Miodrag Milanovic | 2018-07-21 | 1 | -9/+27 | |
* | | | | | | add only missing net | Miodrag Milanovic | 2018-07-21 | 1 | -3/+6 | |
|/ / / / / | ||||||
* | | | | | Change DelayInfo semantics to what we actually need | Clifford Wolf | 2018-07-21 | 1 | -3/+8 | |
* | | | | | Add getWireDelay API | Clifford Wolf | 2018-07-21 | 1 | -0/+6 | |
* | | | | | Fix warnings and status | Miodrag Milanovic | 2018-07-21 | 2 | -2/+19 | |
* | | | | | Made save project work as well | Miodrag Milanovic | 2018-07-21 | 1 | -3/+0 | |
* | | | | | fix introduced bug | Miodrag Milanovic | 2018-07-21 | 1 | -0/+2 | |
* | | | | | Bind wires to net | Miodrag Milanovic | 2018-07-20 | 1 | -629/+637 | |
* | | | | | Add Location APIs to generic arch | Clifford Wolf | 2018-07-20 | 2 | -8/+20 | |
* | | | | | Improve iCE40 and common Loc code | Clifford Wolf | 2018-07-20 | 3 | -15/+33 | |
* | | | | | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into gridapi | Clifford Wolf | 2018-07-20 | 18 | -132/+517 | |
|\ \ \ \ \ | ||||||
| * | | | | | Few more checks on parameters and error eol | Miodrag Milanovic | 2018-07-20 | 2 | -7/+17 | |
| * | | | | | Start adding bitstream reading for ice40 | Miodrag Milanovic | 2018-07-20 | 3 | -33/+142 | |
| | |_|_|/ | |/| | | | ||||||
| * | | | | ice40: Optimise reset/enable net checking | David Shah | 2018-07-20 | 3 | -11/+14 | |
| * | | | | ice40: Trim DSP inputs that are constant where appropriate | David Shah | 2018-07-19 | 1 | -0/+4 | |
| * | | | | ice40: Packer and bitstream gen support for MAC16s | David Shah | 2018-07-19 | 3 | -3/+111 | |
| * | | | | ice40: Adding cell definition for DSPs | David Shah | 2018-07-19 | 4 | -5/+79 | |
| * | | | | ice40: Add virtual padin wires for intoscs and GB_IOs | David Shah | 2018-07-19 | 1 | -1/+14 | |
| * | | | | Reducing performance cost of asserts | David Shah | 2018-07-19 | 1 | -1/+1 | |
| * | | | | ice40: Adding data for extra cell configuration | David Shah | 2018-07-19 | 2 | -4/+39 | |
| * | | | | ice40: Renaming | David Shah | 2018-07-18 | 4 | -9/+9 | |
| * | | | | ice40: Fixes for inverted clocks | David Shah | 2018-07-18 | 3 | -2/+7 | |
| * | | | | Cleanups in iCE40 blinky and picorv32 tests | Clifford Wolf | 2018-07-18 | 4 | -35/+2 | |
| * | | | | ice40: Use xArchArgs in validity check | David Shah | 2018-07-18 | 4 | -39/+39 | |
| * | | | | ice40: Make assignArchArgs a Arch method; call also after legaliser | David Shah | 2018-07-18 | 4 | -31/+37 | |
| * | | | | ice40: Assign ArchArgs after packing | David Shah | 2018-07-18 | 7 | -14/+63 | |
| * | | | | Add ArchNetInfo and ArchCellInfo | Clifford Wolf | 2018-07-17 | 1 | -1/+3 | |
| | |_|/ | |/| | | ||||||
* / | | | Add Loc struct for x/y/z bel locations | Clifford Wolf | 2018-07-17 | 1 | -2/+29 | |
|/ / / | ||||||
* | / | refactor: Remove incorrect uses of the term 'wirelength' | David Shah | 2018-07-16 | 1 | -4/+4 | |
| |/ |/| | ||||||
* | | Remove pip names from ice40 chip db to safe memory | Clifford Wolf | 2018-07-15 | 3 | -5/+19 | |
* | | Add iCE40 Pip gfx | Clifford Wolf | 2018-07-15 | 5 | -22/+255 | |
|/ | ||||||
* | Fix revert issues. | Sergiusz Bazanski | 2018-07-14 | 1 | -12/+0 | |
* | Revert "Make ice40::Arch thread-safe" | Sergiusz Bazanski | 2018-07-14 | 3 | -44/+11 | |
* | Revert "Make PnR use Unlocked methods" | Sergiusz Bazanski | 2018-07-14 | 4 | -129/+34 | |
* | Revert "Introduce proxies for locked access to ctx" | Sergiusz Bazanski | 2018-07-14 | 4 | -531/+387 | |
* | Revert "Comment arch.h" | Sergiusz Bazanski | 2018-07-14 | 1 | -34/+1 | |
* | Revert "Slight simplification of proxy code" | Sergiusz Bazanski | 2018-07-14 | 2 | -93/+68 | |
* | Revert "Make GUI nice and smooth." | Sergiusz Bazanski | 2018-07-14 | 3 | -15/+6 | |
* | Revert "Refactor proxies to nextpnr." | Sergiusz Bazanski | 2018-07-14 | 4 | -63/+156 | |
* | Revert "clang-format" | Sergiusz Bazanski | 2018-07-14 | 2 | -50/+109 | |
* | Revert "Add read/mutate context stubs for ECP5" | Sergiusz Bazanski | 2018-07-14 | 1 | -0/+4 | |
* | Revert "Move read methods to ReadMethods, remove some legacy access to Arch" | Sergiusz Bazanski | 2018-07-14 | 2 | -5/+4 | |
* | Revert "Remove legacy access to state via Arch" | Sergiusz Bazanski | 2018-07-14 | 6 | -65/+120 | |
* | Revert "Remove unimplemented pybindings (for now)" | Sergiusz Bazanski | 2018-07-14 | 1 | -0/+32 | |
* | Revert "Undo accidental picorv32.sh commit" | Sergiusz Bazanski | 2018-07-14 | 1 | -4/+4 |