aboutsummaryrefslogtreecommitdiffstats
path: root/ice40
Commit message (Expand)AuthorAgeFilesLines
* Initial JSON parserZipCPU2018-06-051-0/+3
* Add iCE40 blockram belsClifford Wolf2018-06-043-0/+285
* Replace GuiLine with GraphicElementClifford Wolf2018-06-041-7/+4
* Add iCE40 SB_IO belsClifford Wolf2018-06-033-26/+106
* Add ice40 ICESTORM_LC belsClifford Wolf2018-06-023-12/+157
* Remove now obsolete ice40/makefile.incClifford Wolf2018-06-021-17/+0
* Fix race condition and optimise the buildDavid Shah2018-06-022-2/+7
* Python bindings working on both architecturesDavid Shah2018-06-021-9/+2
* Simple Python test workingDavid Shah2018-06-021-0/+37
* Add architecture specific Python defsDavid Shah2018-06-021-0/+27
* Add a CMake based build systemDavid Shah2018-06-021-0/+14
* Use singular in type names (BelRange, WireIterator)Clifford Wolf2018-06-021-18/+18
* Add iCE40 blinky exampleClifford Wolf2018-05-313-0/+152
* Add DelayInfo structClifford Wolf2018-05-291-2/+10
* Progress in chip.h APIClifford Wolf2018-05-262-32/+174
* Progress in ice40 chipdbClifford Wolf2018-05-264-52/+131
* Start work on iCE40 chipdbClifford Wolf2018-05-266-0/+423