aboutsummaryrefslogtreecommitdiffstats
path: root/ice40
Commit message (Expand)AuthorAgeFilesLines
...
* Use proper names in GUIMiodrag Milanovic2020-07-081-12/+12
* Support rest of partsMiodrag Milanovic2020-07-083-13/+58
* Missed adding optionMiodrag Milanovic2020-07-081-0/+2
* Adding LP4K as wellMiodrag Milanovic2020-07-083-3/+16
* Support 4K parts directlyMiodrag Milanovic2020-07-083-5/+33
* Merge pull request #463 from YosysHQ/fix-archcheckDavid Shah2020-07-022-2/+6
|\
| * ice40: Fix getBelsByTileDavid Shah2020-06-292-2/+6
* | CMake: fix path checks in chipdb build scripts.whitequark2020-07-011-1/+1
|/
* Make python bindings consistentMiodrag Milanovic2020-06-272-2/+4
* Fix clangformat and execute itMiodrag Milanovic2020-06-271-6/+4
* Update git ignore locationsMiodrag Milanovic2020-06-271-1/+1
* Simplify and improve chipdb embedding/loading.whitequark2020-06-268-152/+62
* CMake: require at least version 3.5 (Ubuntu 16.04).whitequark2020-06-251-1/+1
* CMake: rewrite chipdb handling from ground up.whitequark2020-06-255-127/+145
* ice40: Add fallback behavior for Extra Cell config bits vectorsSylvain Munaut2020-06-021-1/+11
* ice40: Add support for the 2nd bit of SHIFTREG_DIV_MODESylvain Munaut2020-06-021-1/+1
* Merge pull request #447 from whitequark/wasiDavid Shah2020-05-241-2/+2
|\
| * Port nextpnr-{ice40,ecp5} to WASI.whitequark2020-05-231-2/+2
* | Fix spelling of 'unsupported'Nathaniel Graff2020-05-131-4/+4
|/
* ice40: Derive oscillator frequency constraintsDavid Shah2020-03-291-0/+40
* ice40: Fix output register timing analysis for registered output enableSylvain Munaut2020-03-291-1/+1
* ice40: Always copy DFF attrs to LCDavid Shah2020-03-191-0/+5
* Merge pull request #400 from YosysHQ/dave/tri-fixesDavid Shah2020-03-101-1/+18
|\
| * Improve handling of unused inout port bitsDavid Shah2020-02-251-1/+18
* | build: Default the ECP5 and iCE40 roots to the install prefixSylvain Munaut2020-03-031-1/+1
|/
* router2: Improve flow and log outputDavid Shah2020-02-031-1/+1
* ice40: Implement getRouteBoundingBox for router2David Shah2020-02-032-0/+26
* Allow selection of router algorithmDavid Shah2020-02-032-2/+17
* More adjustments to .bba file locationsLarry Doolittle2020-01-141-3/+2
* Preserve hierarchy through packingDavid Shah2019-12-272-0/+5
* python: Add bindings for hierarchy structuresDavid Shah2019-12-271-0/+2
* json: Remove legacy frontendDavid Shah2019-12-271-1/+0
* frontend/generic: Fix regressionsDavid Shah2019-12-271-1/+3
* Work around Qt MOC issue with IdString enumsDavid Shah2019-12-271-0/+4
* ice40: Improve error handling of Lattice-style parametersDavid Shah2019-12-101-0/+3
* Add bba #embed supportClifford Wolf2019-12-011-5/+14
* ice40: Make HeAP the default placerDavid Shah2019-11-261-0/+4
* Merge pull request #345 from YosysHQ/dave/sdfDavid Shah2019-11-182-15/+23
|\
| * sdf: Working on support for CVCDavid Shah2019-10-241-1/+1
| * ice40: Preserve top level IO properlyDavid Shah2019-10-192-14/+22
* | ice40: cmake: fix build with pregenerated bba pathSean Cross2019-10-241-8/+0
|/
* ice40: Add set_frequency pcf command; and document pcfDavid Shah2019-10-131-0/+4
* ice40: Add support for PLL DELAY_ADJUSTMENT_MODEDavid Shah2019-09-231-1/+15
* ice40: Fix carry feed-out when we have to split the chain nextDavid Shah2019-09-231-2/+19
* Merge pull request #332 from YosysHQ/dave/python-refactorDavid Shah2019-09-191-96/+2
|\
| * python: Refactor out bindings shared between ECP5 and iCE40David Shah2019-09-151-96/+2
* | Merge branch 'precompiled-bba' of https://github.com/xobs/nextpnr into xobs-p...David Shah2019-09-191-10/+32
|\ \
| * | ice40: support PREGENERATED_BBA_PATHSean Cross2019-09-171-18/+31
| |/
* | Merge pull request #330 from zeldin/bbaDavid Shah2019-09-191-5/+6
|\ \ | |/ |/|
| * CMake: Generate chipdbs in build tree when building out-of-treeMarcus Comstedt2019-09-151-3/+4