aboutsummaryrefslogtreecommitdiffstats
path: root/ice40
Commit message (Expand)AuthorAgeFilesLines
* ice40: Removing deprecated API in cells.ccDavid Shah2018-06-191-45/+46
* Getting rid of old IdString API users, Add ctx to many internal APIsClifford Wolf2018-06-186-126/+161
* Getting rid of users of old IdString APIClifford Wolf2018-06-182-24/+24
* Getting rid of users of old IdString APIClifford Wolf2018-06-182-3/+6
* Towards IdString as per-context facilityClifford Wolf2018-06-181-2/+2
* Rename chip.h to arch.hClifford Wolf2018-06-182-1/+1
* Updates from clangformatClifford Wolf2018-06-183-6/+4
* Rename Design to Context, derive from Arch instead of instantiatingClifford Wolf2018-06-1811-130/+126
* Rename Chip to Arch and ChipArgs to ArchArgsClifford Wolf2018-06-186-104/+105
* Fix hash specialisation for BelType and warnings in place_sa.ccDavid Shah2018-06-181-0/+11
* Improving code style and fixing dummyDavid Shah2018-06-181-1/+2
* Updates from clangformatClifford Wolf2018-06-171-5/+10
* Refactore ice40 chipdb to use a super-large C-string as output formatClifford Wolf2018-06-173-27/+85
* Minor chipdb.py improvementClifford Wolf2018-06-171-2/+17
* Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into chipdbngClifford Wolf2018-06-174-28/+56
|\
| * Minor performance tweaks and fixesDavid Shah2018-06-171-21/+27
| * ice40: Fixing negative clock bitstream generationDavid Shah2018-06-171-1/+8
| * place_sa: Adding seed optionDavid Shah2018-06-172-2/+12
| * place_sa: Add a rip-up feature when initial placement failsDavid Shah2018-06-172-6/+11
* | Updates from clangformatClifford Wolf2018-06-172-22/+25
* | Move top-level ChipInfoPOD into ice40 chipdb blobClifford Wolf2018-06-174-126/+139
* | Move PackageInfoPOD to ice40 chipdb blobClifford Wolf2018-06-173-10/+12
* | Move TileType array to ice40 chipdb blobClifford Wolf2018-06-172-7/+14
* | Move BitstreamInfoPOD to ice40 chipdb blobClifford Wolf2018-06-173-17/+23
* | Move IerenInfoPOD to ice40 chipdb blobClifford Wolf2018-06-171-12/+11
* | Move TileInfoPOD to chipdb blobClifford Wolf2018-06-172-8/+16
* | Move SwitchInfoPOD to chipdb blobClifford Wolf2018-06-172-15/+25
* | Move PipInfoPOD into ChipDB binary blobClifford Wolf2018-06-171-6/+28
* | Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr into chipdbngClifford Wolf2018-06-1712-53/+200
|\|
| * General reformattingDavid Shah2018-06-173-3/+3
| * ice40: Add symbol output to bitstream generationDavid Shah2018-06-171-6/+8
| * Updating copyrightsDavid Shah2018-06-1711-4/+12
| * Improving the placer outputDavid Shah2018-06-172-1/+4
| * Add 'get or default' functionsDavid Shah2018-06-171-3/+4
| * ice40: Fixing buildDavid Shah2018-06-172-2/+2
| * place: Fix placer validity checksDavid Shah2018-06-162-0/+24
| * ice40: Proper global promotionDavid Shah2018-06-164-24/+83
| * ice40: Promote reset signalDavid Shah2018-06-164-32/+82
* | Move WireInfoPOD into ChipDB binary blobClifford Wolf2018-06-173-39/+61
* | Minor refactoring of BinaryBlobAssembler, fix alignmentsClifford Wolf2018-06-174-84/+145
* | Progress with chipdb refactoringClifford Wolf2018-06-164-23/+39
* | Progress with chipdb refactoringClifford Wolf2018-06-163-42/+37
* | Progress with chipdb refactoringClifford Wolf2018-06-163-33/+175
|/
* Update clangformatClifford Wolf2018-06-161-1/+1
* Merge remote-tracking branch 'origin/master' into chipdbngClifford Wolf2018-06-168-21/+122
|\
| * ice40: Fix RAM config in packerDavid Shah2018-06-161-1/+2
| * ice40: Fix BRAM initialisationDavid Shah2018-06-162-4/+4
| * place: Tidying up the SA placerDavid Shah2018-06-161-1/+1
| * ice40: Include RAM init data in bitstreamDavid Shah2018-06-161-0/+40
| * ice40: Fix bitstream generation when parameters are unspecifiedDavid Shah2018-06-161-13/+23
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-17 16:44:11 +0000