index
:
iCE40/nextpnr
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
mistral
/
arch.cc
Commit message (
Expand
)
Author
Age
Files
Lines
*
mistral: clean up bel init slightly
Lofty
2021-10-08
1
-18
/
+6
*
mistral: Adding support for MLABs as memory
gatecat
2021-10-05
1
-6
/
+18
*
mistral: Use MLABs as if they're LABs (for now)
Lofty
2021-08-17
1
-1
/
+4
*
mistral: Remove mistral root argument
gatecat
2021-06-04
1
-1
/
+1
*
Use hashlib for core netlist structures
gatecat
2021-06-02
1
-2
/
+2
*
mistral: Add MISTRAL_CLKBUF cell type
gatecat
2021-05-15
1
-0
/
+4
*
mistral: Tidying up
gatecat
2021-05-15
1
-1
/
+1
*
mistral: Make router2 the default
gatecat
2021-05-15
1
-1
/
+1
*
mistral: Account for TD input count limit
gatecat
2021-05-15
1
-3
/
+11
*
mistral: Implement bounding boxes for router2
gatecat
2021-05-15
1
-0
/
+14
*
mistral: Adding FF control set reservation
gatecat
2021-05-15
1
-0
/
+17
*
mistral: Implement some misc. things
gatecat
2021-05-15
1
-2
/
+24
*
mistral: Some preps for generating bitstreams
gatecat
2021-05-15
1
-0
/
+6
*
mistral: Add IO packing
gatecat
2021-05-15
1
-3
/
+15
*
mistral: Add stub pack/place/route functions
gatecat
2021-05-15
1
-4
/
+69
*
mistral: Renamed arch from cyclonev
gatecat
2021-05-15
1
-0
/
+339