aboutsummaryrefslogtreecommitdiffstats
path: root/mistral/arch.cc
Commit message (Collapse)AuthorAgeFilesLines
* mistral: clean up bel init slightlyLofty2021-10-081-18/+6
|
* mistral: Adding support for MLABs as memorygatecat2021-10-051-6/+18
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Use MLABs as if they're LABs (for now)Lofty2021-08-171-1/+4
| | | | Signed-off-by: Lofty <dan.ravensloft@gmail.com>
* mistral: Remove mistral root argumentgatecat2021-06-041-1/+1
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* Use hashlib for core netlist structuresgatecat2021-06-021-2/+2
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Add MISTRAL_CLKBUF cell typegatecat2021-05-151-0/+4
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Tidying upgatecat2021-05-151-1/+1
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Make router2 the defaultgatecat2021-05-151-1/+1
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Account for TD input count limitgatecat2021-05-151-3/+11
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Implement bounding boxes for router2gatecat2021-05-151-0/+14
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Adding FF control set reservationgatecat2021-05-151-0/+17
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Implement some misc. thingsgatecat2021-05-151-2/+24
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Some preps for generating bitstreamsgatecat2021-05-151-0/+6
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Add IO packinggatecat2021-05-151-3/+15
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Add stub pack/place/route functionsgatecat2021-05-151-4/+69
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* mistral: Renamed arch from cyclonevgatecat2021-05-151-0/+339
Signed-off-by: gatecat <gatecat@ds0.me>