fpga_interchange/examples/counter/Makefile


1
2
3
4
5
6
7
8

DESIGN := counter
DESIGN_TOP := top
PACKAGE := cpg236

include ../template.mk

build/counter.json: counter.v | build
	yosys -c run.tcl