aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/examples/lut/Makefile
blob: 54fc8994d4ec5ae126a535768e4430746f80621c (plain) 
1
2
3
4
5
6
7
8

DESIGN := lut
DESIGN_TOP := top
PACKAGE := csg324

include ../template.mk

build/lut.json: lut.v | build
	yosys -c run.tcl
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-08 21:15:00 +0000