aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/examples/tests/counter/run_xilinx.tcl
blob: c02cf9332559704fdbb4bab547db63b0d9afe6d2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
yosys -import

read_verilog $::env(SOURCES)

synth_xilinx -nolutram -nowidelut -nosrl -nodsp
techmap -map $::env(TECHMAP)

# opt_expr -undriven makes sure all nets are driven, if only by the $undef
# net.
opt_expr -undriven
opt_clean

setundef -zero -params

write_json $::env(OUT_JSON)