blob: be5728f8339a3c3bb0567b018c1788ca378824c8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
module top (
input wire clk,
input wire rx,
output wire tx,
input wire [15:0] sw,
output wire [15:0] led
);
RAM128X1D ram_i (
.WCLK(clk),
.A(sw[6:0]),
.DPRA(sw[13:7]),
.WE(sw[14]),
.D(sw[15]),
.SPO(led[0]),
.DPO(led[1]),
);
assign led[15:2] = 14'b0;
assign tx = rx;
endmodule
|
