aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/examples/tests/lutram/run.tcl
blob: 79321139f31085573e4830bd7682f4047a8fa3ec (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
yosys -import

foreach src $::env(SOURCES) {
    read_verilog $src
}

synth_xilinx -flatten -nolutram -nowidelut -nosrl -nocarry -nodsp
techmap -map $::env(TECHMAP)

# opt_expr -undriven makes sure all nets are driven, if only by the $undef
# net.
opt_expr -undriven
opt_clean

setundef -zero -params

write_json $::env(OUT_JSON)