blob: 9127be20f0eb12ddf60e03b54e7557f8601b8f2b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
yosys -import
read_verilog wire.v
synth_xilinx -nolutram -nowidelut -nosrl -nocarry -nodsp
# opt_expr -undriven makes sure all nets are driven, if only by the $undef
# net.
opt_expr -undriven
opt_clean
setundef -zero -params
write_json build/wire.json
|
