blob: 47bfb4363f550ef6ec8aafb7d81feb284ef08ab7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
|
find_package(TCL)
if(NOT ${TCL_FOUND})
message(FATAL_ERROR "Tcl is required for FPGA interchange Arch.")
endif()
foreach (target ${family_targets})
target_link_libraries(${target} LINK_PUBLIC ${TCL_LIBRARY})
include_directories (${TCL_INCLUDE_PATH})
target_link_libraries(${target} LINK_PUBLIC capnp)
target_link_libraries(${target} LINK_PUBLIC kj)
target_link_libraries(${target} LINK_PUBLIC z)
endforeach()
|
