blob: a8bdd58826e6f95cf24f018f22117b3dbe278b20 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
// Modified from:
// https://github.com/tinyfpga/TinyFPGA-A-Series/tree/master/template_a2
module top (
(* LOC="13" *)
output pin1,
(* LOC="21" *)
input clk
);
reg [23:0] led_timer;
always @(posedge clk) begin
led_timer <= led_timer + 1;
end
// left side of board
assign pin1 = led_timer[23];
endmodule
|
