diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-06-20 19:37:03 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-06-20 19:41:27 -0700 |
| commit | 0e97e6a00dfda0b4755599d4decdafb545e07aaa (patch) | |
| tree | 8a8f4e277c01bf5773c5163e11f6c834e8984a97 | |
| parent | ad36eb24c05b578ec8610c9f199280aacefebe54 (diff) | |
| download | yosys-0e97e6a00dfda0b4755599d4decdafb545e07aaa.tar.gz yosys-0e97e6a00dfda0b4755599d4decdafb545e07aaa.tar.bz2 yosys-0e97e6a00dfda0b4755599d4decdafb545e07aaa.zip | |
Fix simple_abc9/generate test with 1'bx at MSB
| -rw-r--r-- | passes/techmap/abc9.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/passes/techmap/abc9.cc b/passes/techmap/abc9.cc index fc9da1173..d48877779 100644 --- a/passes/techmap/abc9.cc +++ b/passes/techmap/abc9.cc @@ -492,7 +492,7 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri if (w->port_output) { RTLIL::Wire *wire = module->wire(w->name); log_assert(wire); - for (int i = 0; i < GetSize(wire); i++) + for (int i = 0; i < GetSize(w); i++) output_bits.insert({wire, i}); } } |