diff options
| author | whitequark <whitequark@whitequark.org> | 2020-07-09 19:36:39 +0000 |
|---|---|---|
| committer | whitequark <whitequark@whitequark.org> | 2020-07-09 19:36:59 +0000 |
| commit | dc35ef05f93bf634e7f158869af48707233505e2 (patch) | |
| tree | fa0e269e60b12fd555e2d32e27c1532ab00868b0 | |
| parent | 9c120b89ace6c111aa4677616947d18d980b9c1a (diff) | |
| download | yosys-dc35ef05f93bf634e7f158869af48707233505e2.tar.gz yosys-dc35ef05f93bf634e7f158869af48707233505e2.tar.bz2 yosys-dc35ef05f93bf634e7f158869af48707233505e2.zip | |
verilog_parser: turn S/R and R/R conflicts into hard errors.
Fixes #2253.
| -rw-r--r-- | frontends/verilog/Makefile.inc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/frontends/verilog/Makefile.inc b/frontends/verilog/Makefile.inc index cf9b9531e..d5d5edd3d 100644 --- a/frontends/verilog/Makefile.inc +++ b/frontends/verilog/Makefile.inc @@ -6,7 +6,7 @@ GENFILES += frontends/verilog/verilog_lexer.cc frontends/verilog/verilog_parser.tab.cc: frontends/verilog/verilog_parser.y $(Q) mkdir -p $(dir $@) - $(P) $(BISON) -o $@ -d -r all -b frontends/verilog/verilog_parser $< + $(P) $(BISON) -Werror=conflicts-sr,error=conflicts-rr -o $@ -d -r all -b frontends/verilog/verilog_parser $< frontends/verilog/verilog_parser.tab.hh: frontends/verilog/verilog_parser.tab.cc |