diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-12-18 12:53:45 -0500 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2019-12-18 12:53:45 -0500 |
| commit | dd71ac5cc9fba8072679e5dada6b5ade41e3d835 (patch) | |
| tree | 201cef00297b4e9e4f649783a0887756a7e0b088 | |
| parent | a2352504031ee69efd0aac214fc947737303eb5e (diff) | |
| parent | f382164d6ed4e6fd6820322db5becf081a74f272 (diff) | |
| download | yosys-dd71ac5cc9fba8072679e5dada6b5ade41e3d835.tar.gz yosys-dd71ac5cc9fba8072679e5dada6b5ade41e3d835.tar.bz2 yosys-dd71ac5cc9fba8072679e5dada6b5ade41e3d835.zip | |
Merge pull request #1584 from YosysHQ/mwk/xilinx-flaky-test
tests/xilinx: fix flaky mux test
| -rw-r--r-- | tests/arch/xilinx/mux.ys | 6 |
1 files changed, 4 insertions, 2 deletions
diff --git a/tests/arch/xilinx/mux.ys b/tests/arch/xilinx/mux.ys index 821d0fab7..388272449 100644 --- a/tests/arch/xilinx/mux.ys +++ b/tests/arch/xilinx/mux.ys @@ -40,6 +40,8 @@ proc equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) cd mux16 # Constrain all select calls below inside the top module -select -assert-count 5 t:LUT6 +select -assert-min 5 t:LUT6 +select -assert-max 7 t:LUT6 +select -assert-max 2 t:MUXF7 -select -assert-none t:LUT6 %% t:* %D +select -assert-none t:LUT6 t:MUXF7 %% t:* %D |