aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-06-28 11:17:13 -0700
committerEddie Hung <eddie@fpgeh.com>2019-06-28 11:17:13 -0700
commite44042a6410fa32d464ad79013a62ab996242500 (patch)
tree338962844365a9f15d08ee081f84d88efd3a1834
parentc5b3830f737310602118851416f9c1931ad91a19 (diff)
parentb5f1bd0df1a467679a93d05604c6cc72696854ba (diff)
downloadyosys-e44042a6410fa32d464ad79013a62ab996242500.tar.gz
yosys-e44042a6410fa32d464ad79013a62ab996242500.tar.bz2
yosys-e44042a6410fa32d464ad79013a62ab996242500.zip
Merge remote-tracking branch 'origin/master' into xc7mux
-rw-r--r--CHANGELOG3
1 files changed, 3 insertions, 0 deletions
diff --git a/CHANGELOG b/CHANGELOG
index f10301427..814d1f709 100644
--- a/CHANGELOG
+++ b/CHANGELOG
@@ -23,6 +23,9 @@ Yosys 0.8 .. Yosys 0.8-dev
- Added "muxcover -nopartial"
- Added "muxpack" pass
- Added "pmux2shiftx -norange"
+ - Added "synth_xilinx -nocarry"
+ - Added "synth_xilinx -nowidelut"
+ - Added "synth_ecp5 -nowidelut"
- Added "write_xaiger" backend
- Added "abc9" pass for timing-aware techmapping (experimental, FPGA only, no FFs)
- Added "synth_xilinx -abc9" (experimental)