diff options
| author | Miodrag Milanovic <mmicko@gmail.com> | 2021-10-09 13:40:55 +0200 |
|---|---|---|
| committer | Miodrag Milanovic <mmicko@gmail.com> | 2021-10-09 13:40:55 +0200 |
| commit | ff8e999a7112a1975d268e6ebb3e751f6f0364c7 (patch) | |
| tree | f2ea2e1e5992146032348b2572dd4afae9a9d935 | |
| parent | d8f6d7b18d23a588fc537f12aef3c4c8ddbe3418 (diff) | |
| download | yosys-ff8e999a7112a1975d268e6ebb3e751f6f0364c7.tar.gz yosys-ff8e999a7112a1975d268e6ebb3e751f6f0364c7.tar.bz2 yosys-ff8e999a7112a1975d268e6ebb3e751f6f0364c7.zip | |
Split module ports, 20 per line
| -rw-r--r-- | backends/verilog/verilog_backend.cc | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/backends/verilog/verilog_backend.cc b/backends/verilog/verilog_backend.cc index 6fb14d7fc..dc5c188c0 100644 --- a/backends/verilog/verilog_backend.cc +++ b/backends/verilog/verilog_backend.cc @@ -2062,6 +2062,7 @@ void dump_module(std::ostream &f, std::string indent, RTLIL::Module *module) dump_attributes(f, indent, module->attributes, '\n', /*modattr=*/true); f << stringf("%s" "module %s(", indent.c_str(), id(module->name, false).c_str()); bool keep_running = true; + int cnt = 0; for (int port_id = 1; keep_running; port_id++) { keep_running = false; for (auto wire : module->wires()) { @@ -2070,6 +2071,7 @@ void dump_module(std::ostream &f, std::string indent, RTLIL::Module *module) f << stringf(", "); f << stringf("%s", id(wire->name).c_str()); keep_running = true; + if (cnt==20) { f << stringf("\n"); cnt = 0; } else cnt++; continue; } } |