diff options
author | Eddie Hung <eddie@fpgeh.com> | 2019-04-22 11:45:49 -0700 |
---|---|---|
committer | Eddie Hung <eddie@fpgeh.com> | 2019-04-22 11:45:49 -0700 |
commit | 4486a98fd5928a4e3cdf9cd27c27b7dd821513bb (patch) | |
tree | 0afd22de8a09ab3995355e3813015c4523bd63fd /backends/intersynth/intersynth.cc | |
parent | cbb85e40e87fbfb1602bb934ed76a97efb9e55c6 (diff) | |
parent | ec88129a5cf510afc39ea12efa6059bed3eadfc3 (diff) | |
download | yosys-4486a98fd5928a4e3cdf9cd27c27b7dd821513bb.tar.gz yosys-4486a98fd5928a4e3cdf9cd27c27b7dd821513bb.tar.bz2 yosys-4486a98fd5928a4e3cdf9cd27c27b7dd821513bb.zip |
Merge remote-tracking branch 'origin/xc7srl' into xc7mux
Diffstat (limited to 'backends/intersynth/intersynth.cc')
-rw-r--r-- | backends/intersynth/intersynth.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/backends/intersynth/intersynth.cc b/backends/intersynth/intersynth.cc index 2eb08dbe9..b0e3cd252 100644 --- a/backends/intersynth/intersynth.cc +++ b/backends/intersynth/intersynth.cc @@ -127,7 +127,7 @@ struct IntersynthBackend : public Backend { RTLIL::Module *module = module_it.second; SigMap sigmap(module); - if (module->get_bool_attribute("\\blackbox")) + if (module->get_blackbox_attribute()) continue; if (module->memories.size() == 0 && module->processes.size() == 0 && module->cells_.size() == 0) continue; |