aboutsummaryrefslogtreecommitdiffstats
path: root/backends/verilog/verilog_backend.cc
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2014-07-26 11:23:43 +0200
committerClifford Wolf <clifford@clifford.at>2014-07-26 11:23:43 +0200
commitf8a68b8f55ed61c6046e11b60587c840f0ba1879 (patch)
tree4b1fcbf1f4aeba85258d2dbbe4161ea97d9f2faf /backends/verilog/verilog_backend.cc
parent4755e14e7b9ba57ea21bec4c0d0b3ac6080307e4 (diff)
downloadyosys-f8a68b8f55ed61c6046e11b60587c840f0ba1879.tar.gz
yosys-f8a68b8f55ed61c6046e11b60587c840f0ba1879.tar.bz2
yosys-f8a68b8f55ed61c6046e11b60587c840f0ba1879.zip
Added "Checklist for adding internal cell types"
Diffstat (limited to 'backends/verilog/verilog_backend.cc')
0 files changed, 0 insertions, 0 deletions