diff options
| author | Clifford Wolf <clifford@clifford.at> | 2014-07-23 10:05:42 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2014-07-23 10:05:42 +0200 |
| commit | 5b51b67297a5e5e20cbe2b015b584aee4c30489f (patch) | |
| tree | 934ce8ee55c3c58a1e2c11f19eec194665413906 /backends | |
| parent | c61467a32c4bd3ec4b9e0cb6d36d602f0e4dea81 (diff) | |
| parent | ec923652e2eb721aa16657e54a67666f855c3d65 (diff) | |
| download | yosys-5b51b67297a5e5e20cbe2b015b584aee4c30489f.tar.gz yosys-5b51b67297a5e5e20cbe2b015b584aee4c30489f.tar.bz2 yosys-5b51b67297a5e5e20cbe2b015b584aee4c30489f.zip | |
Merge branch: Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor
Diffstat (limited to 'backends')
| -rw-r--r-- | backends/blif/blif.cc | 4 | ||||
| -rw-r--r-- | backends/edif/edif.cc | 2 |
2 files changed, 3 insertions, 3 deletions
diff --git a/backends/blif/blif.cc b/backends/blif/blif.cc index 90d1b3fc4..a240d2a26 100644 --- a/backends/blif/blif.cc +++ b/backends/blif/blif.cc @@ -118,7 +118,7 @@ struct BlifDumper for (auto &it : inputs) { RTLIL::Wire *wire = it.second; for (int i = 0; i < wire->width; i++) - fprintf(f, " %s", cstr(RTLIL::SigSpec(wire, 1, i))); + fprintf(f, " %s", cstr(RTLIL::SigSpec(wire, i))); } fprintf(f, "\n"); @@ -126,7 +126,7 @@ struct BlifDumper for (auto &it : outputs) { RTLIL::Wire *wire = it.second; for (int i = 0; i < wire->width; i++) - fprintf(f, " %s", cstr(RTLIL::SigSpec(wire, 1, i))); + fprintf(f, " %s", cstr(RTLIL::SigSpec(wire, i))); } fprintf(f, "\n"); diff --git a/backends/edif/edif.cc b/backends/edif/edif.cc index bb2b26e26..74cf24997 100644 --- a/backends/edif/edif.cc +++ b/backends/edif/edif.cc @@ -271,7 +271,7 @@ struct EdifBackend : public Backend { } else { fprintf(f, " (port (array %s %d) (direction %s))\n", EDIF_DEF(wire->name), wire->width, dir); for (int i = 0; i < wire->width; i++) { - RTLIL::SigSpec sig = sigmap(RTLIL::SigSpec(wire, 1, i)); + RTLIL::SigSpec sig = sigmap(RTLIL::SigSpec(wire, i)); net_join_db[sig].insert(stringf("(portRef (member %s %d))", EDIF_REF(wire->name), i)); } } |