aboutsummaryrefslogtreecommitdiffstats
path: root/examples/anlogic/build.tcl
diff options
context:
space:
mode:
authorEddie Hung <eddieh@ece.ubc.ca>2019-03-19 08:52:31 -0700
committerEddie Hung <eddieh@ece.ubc.ca>2019-03-19 08:52:31 -0700
commit02e8dc7ad2e13a43a310d311302c6db8168e6c11 (patch)
treeaf43bf9735fe47b09dbd8807c63fe451eb82aaba /examples/anlogic/build.tcl
parent3e89cf68bdc4e9eeb55bd9450121f421bcdc554a (diff)
parent61f37706f93042c2d1f093dd9bfa717390911eb3 (diff)
downloadyosys-02e8dc7ad2e13a43a310d311302c6db8168e6c11.tar.gz
yosys-02e8dc7ad2e13a43a310d311302c6db8168e6c11.tar.bz2
yosys-02e8dc7ad2e13a43a310d311302c6db8168e6c11.zip
Merge https://github.com/YosysHQ/yosys into read_aiger
Diffstat (limited to 'examples/anlogic/build.tcl')
-rw-r--r--examples/anlogic/build.tcl11
1 files changed, 11 insertions, 0 deletions
diff --git a/examples/anlogic/build.tcl b/examples/anlogic/build.tcl
new file mode 100644
index 000000000..06db525c9
--- /dev/null
+++ b/examples/anlogic/build.tcl
@@ -0,0 +1,11 @@
+import_device eagle_s20.db -package BG256
+read_verilog full.v -top demo
+read_adc demo.adc
+optimize_rtl
+map_macro
+map
+pack
+place
+route
+report_area -io_info -file demo_phy.area
+bitgen -bit demo.bit -version 0X0000 -svf demo.svf -svf_comment_on -g ucode:00000000000000000000000000000000