aboutsummaryrefslogtreecommitdiffstats
path: root/examples/intel/DE2i-150/run_cycloneiv
diff options
context:
space:
mode:
authordh73 <dh73_fpga@qq.com>2017-04-05 23:01:29 -0500
committerdh73 <dh73_fpga@qq.com>2017-04-05 23:01:29 -0500
commitc27dcc1e47fa00cd415893c9d3f637a5d5865988 (patch)
treef474149e35f09f18cc6ff701ec03c667bd76477c /examples/intel/DE2i-150/run_cycloneiv
parentfcb274a5644016c4090cdfbfbd795f311a7e58f5 (diff)
downloadyosys-c27dcc1e47fa00cd415893c9d3f637a5d5865988.tar.gz
yosys-c27dcc1e47fa00cd415893c9d3f637a5d5865988.tar.bz2
yosys-c27dcc1e47fa00cd415893c9d3f637a5d5865988.zip
Add initial support for both MAX10 and Cyclone IV (E|GX) FPGAs
Diffstat (limited to 'examples/intel/DE2i-150/run_cycloneiv')
-rw-r--r--examples/intel/DE2i-150/run_cycloneiv2
1 files changed, 2 insertions, 0 deletions
diff --git a/examples/intel/DE2i-150/run_cycloneiv b/examples/intel/DE2i-150/run_cycloneiv
new file mode 100644
index 000000000..321ed2778
--- /dev/null
+++ b/examples/intel/DE2i-150/run_cycloneiv
@@ -0,0 +1,2 @@
+#/bin/env bash
+yosys -p "synth_intel -family cycloneiv -top top -vout top.vqm" top.v sevenseg.v