aboutsummaryrefslogtreecommitdiffstats
path: root/examples/intel/asicworld_lfsr
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2017-11-18 09:56:36 +0100
committerGitHub <noreply@github.com>2017-11-18 09:56:36 +0100
commitc01df04e32f7913622f40ced56fcb523ac96d35f (patch)
tree87bb6d6a666a4246aa90bae9838b82ba62c41574 /examples/intel/asicworld_lfsr
parent234726c65537cf665681bf9af5bda6d57a90df23 (diff)
parentacee813a5c0d5517ea4123945e4971ddd2e5f3a4 (diff)
downloadyosys-c01df04e32f7913622f40ced56fcb523ac96d35f.tar.gz
yosys-c01df04e32f7913622f40ced56fcb523ac96d35f.tar.bz2
yosys-c01df04e32f7913622f40ced56fcb523ac96d35f.zip
Merge pull request #453 from dh73/master
Updating Intel FPGA subsystem with Cyclone 10, minor changes in examples/intel directory and Speedster cells
Diffstat (limited to 'examples/intel/asicworld_lfsr')
-rwxr-xr-xexamples/intel/asicworld_lfsr/run_cycloneiv2
-rwxr-xr-xexamples/intel/asicworld_lfsr/run_max102
2 files changed, 2 insertions, 2 deletions
diff --git a/examples/intel/asicworld_lfsr/run_cycloneiv b/examples/intel/asicworld_lfsr/run_cycloneiv
index cb7f5c9b1..c7498bded 100755
--- a/examples/intel/asicworld_lfsr/run_cycloneiv
+++ b/examples/intel/asicworld_lfsr/run_cycloneiv
@@ -1,2 +1,2 @@
#!/bin/env bash
-yosys -p "synth_intel -family cycloneiv -top lfsr_updown -vout top.vqm" lfsr_updown.v
+yosys -p "synth_intel -family cycloneiv -top lfsr_updown -vqm top.vqm" lfsr_updown.v
diff --git a/examples/intel/asicworld_lfsr/run_max10 b/examples/intel/asicworld_lfsr/run_max10
index 6bb812c16..b75d552bb 100755
--- a/examples/intel/asicworld_lfsr/run_max10
+++ b/examples/intel/asicworld_lfsr/run_max10
@@ -1,2 +1,2 @@
#!/bin/env bash
-yosys -p "synth_intel -family max10 -top lfsr_updown -vout top.vqm" lfsr_updown.v
+yosys -p "synth_intel -family max10 -top lfsr_updown -vqm top.vqm" lfsr_updown.v