aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/aiger/aigerparse.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-08-30 13:26:19 -0700
committerEddie Hung <eddie@fpgeh.com>2019-08-30 13:26:19 -0700
commit723815b384eee5669593c97442ed2d1055d2d167 (patch)
tree5e5cd2f7d23b2b7ed4b43fc58ca9982d529ce5fe /frontends/aiger/aigerparse.cc
parent4e782f1509e74bbb69ac99fa3c443112327e4f39 (diff)
parent999fb33fd0e6d1714bc61f7e50a5c16e0da9d4ab (diff)
downloadyosys-723815b384eee5669593c97442ed2d1055d2d167.tar.gz
yosys-723815b384eee5669593c97442ed2d1055d2d167.tar.bz2
yosys-723815b384eee5669593c97442ed2d1055d2d167.zip
Merge remote-tracking branch 'origin/master' into xc7dsp
Diffstat (limited to 'frontends/aiger/aigerparse.cc')
-rw-r--r--frontends/aiger/aigerparse.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/frontends/aiger/aigerparse.cc b/frontends/aiger/aigerparse.cc
index 06522939f..2e1fb8fad 100644
--- a/frontends/aiger/aigerparse.cc
+++ b/frontends/aiger/aigerparse.cc
@@ -974,7 +974,7 @@ void AigerReader::post_process()
// operate (and run checks on) this one module
RTLIL::Design *mapped_design = new RTLIL::Design;
mapped_design->add(module);
- Pass::call(mapped_design, "clean");
+ Pass::call(mapped_design, "clean -purge");
mapped_design->modules_.erase(module->name);
delete mapped_design;