diff options
| author | whitequark <whitequark@whitequark.org> | 2019-08-18 08:04:26 +0000 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2019-08-18 08:04:26 +0000 |
| commit | 98a54353b7d893752d856b3726853d4921c6aa1f (patch) | |
| tree | e1a9537620e8a7dbc213044beea3d7e71173c410 /frontends/ast/ast.cc | |
| parent | 2a78a1fd00fe66972885117efb1ac6a8b095f061 (diff) | |
| parent | 101235400caeb4ec019311dfb96100b770060c92 (diff) | |
| download | yosys-98a54353b7d893752d856b3726853d4921c6aa1f.tar.gz yosys-98a54353b7d893752d856b3726853d4921c6aa1f.tar.bz2 yosys-98a54353b7d893752d856b3726853d4921c6aa1f.zip | |
Merge pull request #1290 from YosysHQ/eddie/pr1266_again
Wrap SB_LUT+SB_CARRY into $__ICE40_CARRY_WRAPPER (retry)
Diffstat (limited to 'frontends/ast/ast.cc')
| -rw-r--r-- | frontends/ast/ast.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/frontends/ast/ast.cc b/frontends/ast/ast.cc index 07ef0a86e..0d6626b19 100644 --- a/frontends/ast/ast.cc +++ b/frontends/ast/ast.cc @@ -1172,7 +1172,7 @@ void AST::process(RTLIL::Design *design, AstNode *ast, bool dump_ast1, bool dump if (design->has((*it)->str)) { RTLIL::Module *existing_mod = design->module((*it)->str); - if (!nooverwrite && !overwrite && !existing_mod->get_bool_attribute("\\blackbox")) { + if (!nooverwrite && !overwrite && !existing_mod->get_blackbox_attribute()) { log_file_error((*it)->filename, (*it)->linenum, "Re-definition of module `%s'!\n", (*it)->str.c_str()); } else if (nooverwrite) { log("Ignoring re-definition of module `%s' at %s:%d.\n", |