diff options
| author | Clifford Wolf <clifford@clifford.at> | 2013-11-07 14:08:53 +0100 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2013-11-07 14:08:53 +0100 |
| commit | 83a8b8b5caa9f0c3455715f78ff4f3bedab437f5 (patch) | |
| tree | df761157f0e72f1b8a37752c7700ce0dabbff0a5 /frontends/ast/genrtlil.cc | |
| parent | 90300cbacc756b7ebacd41faf28d57180c20bb8c (diff) | |
| download | yosys-83a8b8b5caa9f0c3455715f78ff4f3bedab437f5.tar.gz yosys-83a8b8b5caa9f0c3455715f78ff4f3bedab437f5.tar.bz2 yosys-83a8b8b5caa9f0c3455715f78ff4f3bedab437f5.zip | |
Fixed const folding in corner cases with parameters
Diffstat (limited to 'frontends/ast/genrtlil.cc')
| -rw-r--r-- | frontends/ast/genrtlil.cc | 11 |
1 files changed, 7 insertions, 4 deletions
diff --git a/frontends/ast/genrtlil.cc b/frontends/ast/genrtlil.cc index 58f1b54b8..e901a3b52 100644 --- a/frontends/ast/genrtlil.cc +++ b/frontends/ast/genrtlil.cc @@ -593,10 +593,10 @@ void AstNode::detectSignWidthWorker(int &width_hint, bool &sign_hint) if (id_ast->type == AST_AUTOWIRE) this_width = 1; else { - current_ast_mod->dumpAst(stdout, ""); - printf("---\n"); - dumpAst(stdout, ""); - fflush(stdout); + // current_ast_mod->dumpAst(stdout, ""); + // printf("---\n"); + // dumpAst(stdout, ""); + // fflush(stdout); log_error("Failed to detect with of signal access `%s' at %s:%d!\n", str.c_str(), filename.c_str(), linenum); } } else { @@ -900,6 +900,9 @@ RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint) current_module->wires[str] = wire; } else if (id2ast->type == AST_PARAMETER || id2ast->type == AST_LOCALPARAM) { + if (id2ast->children[0]->type != AST_CONSTANT) + log_error("Parameter %s does not evaluate to constant value at %s:%d!\n", + str.c_str(), filename.c_str(), linenum); chunk = RTLIL::Const(id2ast->children[0]->bits); goto use_const_chunk; } |