diff options
author | Clifford Wolf <clifford@clifford.at> | 2013-11-07 19:19:53 +0100 |
---|---|---|
committer | Clifford Wolf <clifford@clifford.at> | 2013-11-07 19:20:20 +0100 |
commit | d7cb62ac96c34a13707112718fe06353a4f34526 (patch) | |
tree | a431684a231b7f2bc874f0d3d6ff925a32f29595 /frontends/ast/simplify.cc | |
parent | 02f4f89fdba402a1fa74f2f88291f7e1a37db0f2 (diff) | |
download | yosys-d7cb62ac96c34a13707112718fe06353a4f34526.tar.gz yosys-d7cb62ac96c34a13707112718fe06353a4f34526.tar.bz2 yosys-d7cb62ac96c34a13707112718fe06353a4f34526.zip |
Fixed more extend vs. extend_u0 issues
Diffstat (limited to 'frontends/ast/simplify.cc')
-rw-r--r-- | frontends/ast/simplify.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/frontends/ast/simplify.cc b/frontends/ast/simplify.cc index 7b5ae064c..449ade434 100644 --- a/frontends/ast/simplify.cc +++ b/frontends/ast/simplify.cc @@ -441,7 +441,7 @@ bool AstNode::simplify(bool const_fold, bool at_zero, bool in_lvalue, int stage, int width = children[1]->range_left - children[1]->range_right + 1; if (width != int(children[0]->bits.size())) { RTLIL::SigSpec sig(children[0]->bits); - sig.extend(width, children[0]->is_signed); + sig.extend_u0(width, children[0]->is_signed); delete children[0]; children[0] = mkconst_bits(sig.as_const().bits, children[0]->is_signed); } |