aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verific/verific.h
diff options
context:
space:
mode:
authorMiodrag Milanovic <mmicko@gmail.com>2022-03-25 13:44:16 +0100
committerMiodrag Milanovic <mmicko@gmail.com>2022-03-25 13:44:16 +0100
commit245ecb05291e19d33ccd13f0a78bb435fb5c5ee9 (patch)
tree8fcc555a54400e8cef897299a1b439400504fa24 /frontends/verific/verific.h
parentafe258e6f8b9b2d29cbbe58b8604ca047e7fa847 (diff)
downloadyosys-245ecb05291e19d33ccd13f0a78bb435fb5c5ee9.tar.gz
yosys-245ecb05291e19d33ccd13f0a78bb435fb5c5ee9.tar.bz2
yosys-245ecb05291e19d33ccd13f0a78bb435fb5c5ee9.zip
Import verific netlist in consistent order
Diffstat (limited to 'frontends/verific/verific.h')
-rw-r--r--frontends/verific/verific.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/frontends/verific/verific.h b/frontends/verific/verific.h
index 9d5beb787..416b26396 100644
--- a/frontends/verific/verific.h
+++ b/frontends/verific/verific.h
@@ -94,7 +94,7 @@ struct VerificImporter
void merge_past_ffs_clock(pool<RTLIL::Cell*> &candidates, SigBit clock, bool clock_pol);
void merge_past_ffs(pool<RTLIL::Cell*> &candidates);
- void import_netlist(RTLIL::Design *design, Verific::Netlist *nl, std::set<Verific::Netlist*> &nl_todo, bool norename = false);
+ void import_netlist(RTLIL::Design *design, Verific::Netlist *nl, std::map<std::string,Verific::Netlist*> &nl_todo, bool norename = false);
};
void verific_import_sva_assert(VerificImporter *importer, Verific::Instance *inst);