diff options
| author | Eddie Hung <eddieh@ece.ubc.ca> | 2019-02-16 21:53:03 -0800 |
|---|---|---|
| committer | Eddie Hung <eddieh@ece.ubc.ca> | 2019-02-16 21:53:03 -0800 |
| commit | f60cd4ff9b158a5d8ec51bd52b14f117214c087e (patch) | |
| tree | e80ccbd303c81a9c776ee7fdbe2e656993e3eb76 /frontends/verilog/const2ast.cc | |
| parent | 76c35f80f4d2ad3b2e686186c9febc2872f5c9ff (diff) | |
| download | yosys-f60cd4ff9b158a5d8ec51bd52b14f117214c087e.tar.gz yosys-f60cd4ff9b158a5d8ec51bd52b14f117214c087e.tar.bz2 yosys-f60cd4ff9b158a5d8ec51bd52b14f117214c087e.zip | |
read_aiger to ignore output = input of same wire; also create new output for different wire
Diffstat (limited to 'frontends/verilog/const2ast.cc')
0 files changed, 0 insertions, 0 deletions