aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/preproc.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-07-01 11:50:14 -0700
committerEddie Hung <eddie@fpgeh.com>2019-07-01 11:50:14 -0700
commit5466121ffb055c81946f8a729724febb8f93d4ef (patch)
tree65d8e83b854b3d675776630aff8f935b7eac1bc6 /frontends/verilog/preproc.cc
parentac5f3d500db46a4312d77f43fded2feb25545a3a (diff)
downloadyosys-5466121ffb055c81946f8a729724febb8f93d4ef.tar.gz
yosys-5466121ffb055c81946f8a729724febb8f93d4ef.tar.bz2
yosys-5466121ffb055c81946f8a729724febb8f93d4ef.zip
Capture all data in one "abc_flop" attribute
Diffstat (limited to 'frontends/verilog/preproc.cc')
0 files changed, 0 insertions, 0 deletions