aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/preproc.cc
diff options
context:
space:
mode:
authorwhitequark <whitequark@whitequark.org>2021-01-01 09:49:00 +0000
committerGitHub <noreply@github.com>2021-01-01 09:49:00 +0000
commitb0d4c63957713f46252f3b243890953e4764ca85 (patch)
tree703b11b488002224eb5e52880de6c215a4cf7b7e /frontends/verilog/preproc.cc
parent1387c3b41deb4b394745f19aa08ec3c7249c48b9 (diff)
parent17812a1560b52b997889d606115266528cdc871f (diff)
downloadyosys-b0d4c63957713f46252f3b243890953e4764ca85.tar.gz
yosys-b0d4c63957713f46252f3b243890953e4764ca85.tar.bz2
yosys-b0d4c63957713f46252f3b243890953e4764ca85.zip
Merge pull request #2480 from YosysHQ/dave/nexus-lram
nexus: Add LRAM inference
Diffstat (limited to 'frontends/verilog/preproc.cc')
0 files changed, 0 insertions, 0 deletions